STMicroelectronics Wins the Race to Deliver First 65-nm CMOS Design Platform

ST completes design of full-complexity 65-nm System-on-Chip technology demonstrator

Geneva, December 16, 2004 - STMicroelectronics (NYSE:STM) today announced the important milestone of delivering a 65-nm (0.065-micron) CMOS design platform, which allows its designers and customers to start developing next-generation System-on-Chip (SoC) products for low-power, wireless, networking, consumer, and high-speed applications. In addition, ST announced the completion of a design, or tape-out, of a 65-nm complex system-on-chip to fully demonstrate its advanced technology.

ST's full 65-nm library platform includes multiple process options that allow individual cells to be optimized for high performance, low power, or general purpose use. Each option shrinks 90-nm products by half while improving speed up to 30% or reducing leakage by half in operation, thereby reducing power consumption. The platform offers two standard cell libraries, optimized for performance and density, which provide a rich portfolio of more than 1,500 cells; multiple voltage I/O cells; multiple memories; and analog IP (Intellectual Property). The cells support densities of more than 800,000 gates per square millimeter and a core supply of 1.0V or 1.2V, with metal pitches of 0.20-micron and from six to ten metal routing layers.

"Being the first to deliver a 65-nm design platform validates our alliance strategy, in general, and the efforts of the Crolles2 Alliance, in particular," said Didier Chapuis, Group Vice President, Platform Development at STMicroelectronics. "Our customers' applications will exhibit spectacular performance at affordable costs because we've overcome the challenges to delivering the 65-nm design platform."

Further extensions to the initial platform offering, including SOI (Silicon-on-Insulator) versions and high-performance integrated passive devices, are at an advanced stage of development and will be available soon.

The new 65-nm CMOS design platform takes full advantage of the multiple features and modularity of the 65-nm process technology developed by the Crolles2 Alliance of STMicroelectronics, Freescale Semiconductor, and Philips Semiconductors. Additionally, several services, developed by the Crolles2 Alliance, are available to ease access to the technology, including: fast prototype cycle time, which is down to less than one week and has been proven for 130-nm ICs; cost reduction in mask sets; and use of e-beam technology, which allows customization without the need for masks. Also, a shuttle multi-project reticle service has started for 65-nm designs.

The 65-nm design platform is fully supported by the industry's leading CAD tools from Cadence, Mentor Graphics, and Synopsys. These tools have all been developed in close cooperation with the R&D teams of the EDA partners.

Related stories:

AMD Introduces Cutting-Edge PC Platform
Rewriting the rules for enthusiast computing, AMD today unveiled its new platform codenamed “Spider”, with the first true quad-core processor supporting scalable graphics for The Ultimate Visual Experience. The AMD Spider platform combines the introduction of AMD Phenom quad-core processors, ATI Radeon HD 3800 Series graphics processors with Microsoft DirectX 10.1 support, AMD 7-Series chipsets with CrossFireX and AMD OverDrive software. The AMD Spider platform is a major milestone on the path to Accelerated Computing, AMD’s vision for platform-level acceleration through co-processing.
Intel Demonstrates Industry's First 32nm Chip and Next-Generation Nehalem Microprocessor Architecture
Intel Corporation President and CEO Paul Otellini today outlined new products, chip designs and manufacturing technologies that will enable the company to continue its quickened pace of product and technology leadership.
AMD Details Next-Generation Platform for Notebook PCsAMD Details Next-Generation Platform for Notebook PCs
At a press conference in Tokyo, Japan, AMD today officially disclosed more details of its next-generation open platform for notebook computing. Codenamed “Puma,” the platform is designed to deliver battery life, graphics and video processing enhancements and improved overall system performance for an enhanced visual experience.
TSMC Manufactures First Functional 65nm Embedded DRAM Device
Taiwan Semiconductor Manufacturing Company, Ltd. today announced the foundry industry’s first functional 65nm embedded DRAM customer product. The product contains millions of DRAM bits and was silicon verified first time right.
AMD Demonstrates World's First Native Quad-Core X86 Server Processor
AMD today demonstrated the industry’s first native quad-core x86 server processor, achieving four x86 processing cores on a single die of silicon. At the annual AMD Industry Analyst Forum, a server powered by four upcoming Quad-Core AMD Opteron processors (codenamed Barcelona), manufactured on 65nm silicon-on-insulator process technology, was shown utilizing all 16 cores.
Infineon Successfully Produced First 65nm Samples in Multiple Fabs
Infineon Technologies AG has produced first sample chips in its advanced 65nm low-power and high-performance CMOS platform technology. Infineon leveraged the results of the industry leading 65nm/45nm alliance composed of IBM, Chartered, Infineon, and Samsung (ICIS).
IBM, Chartered and Samsung Extend Common Design Enablement Platform for 65-Nanometer Base and Low-Power Processes
IBM, Chartered Semiconductor Manufacturing and Samsung Electronics Co., Ltd. today announced that they are jointly developing design kits for the 65-nanometer base and low-power processes. The agreement further reinforces the commitment to the common platform to enable design support for the jointly developed 65nm process technologies and enhance sourcing flexibility for 65nm customers.
ARM Artisan Low Power IP Offered By IBM, Chartered To Support 65-nm Common Platform
ARM today announced a collaboration with IBM and Chartered Semiconductor Manufacturing that makes available the ARM Artisan Metro low-power platform for the IBM-Chartered 65-nanometer low-power common process platform. The 65nm agreement leverages the companies’ collaborative development efforts for the IBM-Chartered 90nm common platform and validates their continued commitment to be at the forefront of providing leading-edge design and manufacturing solutions.

News discussion:

Technology news