First Silicon Success on Altera's 90-nm, Low-k Products, built on TSMC’s Nexsys™ 90-nm process

Altera Corporation announced that it achieved first silicon success with the initial member of the Stratix® II FPGA as a result of its close collaboration with TSMC. The Stratix II family, along with the recently announced Cyclone™ II family, is built on TSMC’s Nexsys™ 90-nm process, featuring all-layer copper interconnect and Applied Materials’ production-qualified Black Diamond® low-k dielectric films. After more than three years of extensive collaboration, which paralleled the successful ramp of Altera® devices using TSMC’s 0.13-micron process, the release of the first 90-nm Stratix II devices reinforces that Altera and TSMC have developed a well-defined, proven production methodology.

“We have followed a strict ‘design for manufacturability’ methodology developed with TSMC, to address lithography issues, process margins, and power management requirements,” said Francois Gregoire, vice president of technology at Altera. “Both partners have a firm commitment to excellence in delivering product to customers. We started a process three years ago that included evaluating low-k and building 90-nm test chips that validated all aspects of the technology. As a result of this systematic work with TSMC, we are very confident in the smooth rollout of our 90-nm devices.”

Stratix II devices are the only high-performance, high-density FPGAs available to customers on 90-nm with low-k. In addition to offering higher performance, low-k dielectrics are expected to be the standard for mainstream 90-nm processes, resulting in better yields and lower costs. Because of TSMC’s early qualification of all-copper and low-k processes at the 0.13-micron node, the foundry observed no new materials challenges at the 90-nm node. The result of this approach is validated by this month’s smooth rollout of the Altera Stratix II EP2S60 device to customers.

“Because FPGAs are increasingly being used in production as system-level components, customers count on us to deliver parts when we say we will,” said Erik Cleage, Altera’s senior vice president of marketing. “Altera’s ability to meet its commitments to customers is due in large part to the successful partnership we have with TSMC.”

In their collaboration, the two partners developed and ran multiple test chips to optimize transistor characteristics and interconnect performance on TSMC’s Nexsys 90-nm technology. The goal of the collaboration was to address and resolve the 90-nm and low-k challenges before going into production. Additionally, in contrast to other companies that are struggling to build small devices on the 90-nm process, Altera’s choice of starting with a larger density device to rapidly debug the process has proved to be the correct strategy. This methodology is expected to ensure a production ramp that is capable of supporting Altera’s customer demand, while allowing TSMC to leverage their work with FPGAs into further successes with their customers.

“Our work over the years with Altera has resulted in a number of innovations and successes, including copper interconnect and low-k dielectrics. TSMC remains the only foundry with two generations of low-k and copper-based process technology in production,” said Genda Hu, TSMC vice president of marketing. “With a multitude of customer products in various stages of design and production, plus two 300-mm fabs ramping 90-nm to volume, TSMC is poised to lead the industry at this advanced technology node.”

More information is available at http://www.altera.com/

Related stories:

TSMC Unveils Nexsys 65nm Process Technology Plans
Taiwan Semiconductor Manufacturing Company, unveiled its newest semiconductor manufacturing process today at a Technology Symposium attended by over 400 of the industry’s leading IC companies. First wafers are expected in December 2005.
TSMC Verifies Fully Functional 90 Nanometer Chips Using Immersion Lithography Tools
Findings Suggests Immersion is Nearly Ready For Production

Taiwan Semiconductor Manufacturing Company, said that it used immersion lithography tools to produce fully functional 90nm devices. The finding was presented in a keynote speech at the Cymer Lithography Symposium in Semicon Japan on December 1, predating a similar announcement.
TSMC's circuits represent the first data that immersion-based lithography systems are nearing production-ready status.
Samsung Introduces 90-Nanometer High Performance Smart Card IC
Samsung Electronics Co., Ltd., a leader in advanced semiconductor technology, announced today its 90-nanometer smart card IC with high data storage capacity for subscriber identity module (SIM) cards and mobile TV applications.
Intel, STMicroelectronics Deliver Industry's First Phase Change Memory Prototypes
Intel Corporation and STMicroelectronics reached a key industry milestone today as they began shipping prototype samples of a future product using a new, innovative memory technology called Phase Change Memory (PCM). The prototypes are the first functional silicon to be delivered to customers for evaluation, bringing the technology one step closer to adoption.
Pushing the limits of chip miniaturisation
Over the last four decades, computer chips have found their way into virtually every electronic device in the world. During that time they have become smaller, cheaper and more powerful, but, for a team of European researchers, there is still plenty of scope to push back the limits of miniaturisation.
Toshiba Develops 60GHz Receiver Technology Using CMOS Device
Toshiba Corporation today announced new technology that opens the way to manufacturing powerful ICs for the millimeter-waveband.
Samsung Begins World's First 60nm-DRAM Mass Production
Samsung Electronics announced today that it has begun mass producing the industry’s first 1Gigabit (Gb) DDR2 DRAM (dynamic random access memory) using 60 nanometer (nm)–class process technology.
Renesas, Matsushita Develop Technique for Stablizing Operation of 45nm On-Chip SRAM
Renesas Technology and Matsushita Electric Industrial today announced the development of a technique that achieves stable operation with 45nm process generation bulk CMOS for SRAM (Static Random Access Memory) that can be embedded in SoC (system-on-a-chip) devices and microprocessors (MPUs).

News discussion:

Technology news