At today’s IEEE International Electron Devices Meeting, IMEC reports that laser anneal is a promising option for further transistor scaling to the 32nm node. By device demonstration, IMEC shows that laser anneal allows to scale junction depth without degradation of series resistance and overlap capacitance.
Sub-melt laser anneal stands out as a promising option to allow further transistor scaling by improving the gate depletion effects and consequently delaying the need to introduce metal gate process alternatives at 45nm. Up to now, the use of laser anneal has been hampered by the impact of the steep thermal gradients on the dielectric resulting in high mechanical stress and consequently reduced transistor lifetime.
By optimizing the dielectric integrity and laser anneal conditions, IMEC demonstrates that optimal performance and transistor lifetime can be achieved with no loss of dies near wafer edge. Laser anneal results in improved transistor performance by a significant reduction of the minimum sustainable gate length, of the source-drain resistance and of the overlap capacitance.
In a first step, laser anneal was added to the conventional spike anneal achieving good results for the 45nm node. The combination of spike and laser anneal enabled a reduction of the minimum gate length by 15nm for nMOS and by 5nm for pMOS compared to standard poly-Si/SiON. The overlap capacitance was improved with 8% and the source-drain resistance was reduced with 10%.
The full potential of laser anneal as the sole thermal process to activate dopants was demonstrated on devices with metal gate electrodes. A minimum gate length gain of 25nm for nMOS and of 20nm for pMOS devices was achieved compared to devices made with a conventional spike anneal process. The overlap capacitance of only 0.26fF/µm for both nMOS and pMOS was nearly optimal for implementation. A performance gain of 8% was achieved for pMOS due to a 25% lower source-drain resistance. Thanks to the reduced overlap capacitance for both nMOS and pMOS and the increased performance of pMOS, the intrinsic delay was lowered with 18% for nMOS and 23% for pMOS.
These results were obtained in close collaboration with Applied Materials and within IMEC's core program on (sub-)32nm CMOS, which joins forces from nine of the world's leading IC manufacturers or foundries (Infineon, Intel, Micron, NXP, Panasonic, Samsung, STMicroelectronics, Texas Instruments and TSMC).
Source: IMEC
Related stories:
IMEC increases performance of high-k metal gate planar CMOS and FinFETs
At today’s IEEE International Electron Devices Meeting, IMEC reports significant progress in improving the performance of planar CMOS using hafnium-based high-k dielectrics and tantalum-carbide metal gates targeting the 32nm CMOS node.
'Virus chip' detects new virus in prostate tumors
UC San Francisco and Cleveland Clinic scientists have discovered a new virus in human prostate tumors. The type of virus, closely related to viruses typically found in mice, has never been detected in humans. The virus's link to human disease is still unclear, and more study is needed to determine the relationship between the virus and cancer, if any, the scientists say.
Researchers design copper connections for high-speed computing
As computers become more complex, the demand increases for more connections between computer chips and external circuitry such as a motherboard or wireless card. And as the integrated circuits become more advanced, maximizing their performance requires better connections that operate at higher frequencies with less loss.
SEMATECH and NIST Collaborate on Chemical Analysis of Advanced Gate Dielectrics
Nitrogen incorporation in thin HfO
2/SiO
2 film systems representative of high-k gate dielectric layers in advanced metal-oxide semiconductor field-effect transistors (MOSFETs) has been investigated by synchrotron x-ray photoelectron spectroscopy to elucidate variations in chemical composition between samples annealed in NH
3 and N
2 ambient as a function of temperature. In addition, depth profiling of core-level binding energy spectra has been obtained by variable kinetic energy x-ray photoelectron spectroscopy (VKE-XPS) with tunable photon energy. An HfO
2/SiO
2 “interface effect” has been detected in the Si 1s spectra characterized by a shift of the Si
4+ feature to lower binding energy with no corresponding chemical state change observed in the Hf 4f spectra acquired over a broad range of electron take-off angles.
Applied Materials and IMEC Collaborate to Develop 45nm Transistor Technologies
Applied Materials, Inc. and IMEC, Europe's leading independent
nanoelectronics and
nanotechnology research center, are working together to develop 45nm-generation transistor-level semiconductor processing technologies. Since this collaboration is targeted for critical ultra-shallow junction, gate stack and strain engineering programs, Applied Materials will provide IMEC with the industry's most advanced transistor fabrication technologies, the Applied Quantum X Implant, the Applied Vantage Radiance Plus RTP, the Applied Centura Gate Stack and the Applied Producer CVD systems.
Gammasphere on a roll
Gammasphere, the world's most sensitive gamma-ray
detector, is already a seasoned traveler, having crossed the United States from Lawrence Berkeley National Laboratory to Argonne by truck, but the 20-ton instrument has recently gone truly mobile and can now be moved around the experiment hall in Argonne-East's Building 203 to meet the needs of physicists.
Uranium/lead dating provides most accurate date yet for Earth's largest extinction
A new study by geologists at the Berkeley Geochronology Center and the University of California, Berkeley, improves upon a widely used dating technique, opening the possibility of a vastly more accurate time scale for major geologic events in
Earth's history.
In a paper published this week in Science, geochemist Roland Mundil of the Berkeley Geochronology Center (BGC) and his colleagues at BGC and UC Berkeley report that uranium/lead (U/Pb) dating can be extremely accurate - to within 250,000 years - but only if the zircons from volcanic ash used in the analysis are specially treated. To date, zircons - known to many as a semiprecious stone and December's birthstone - have often produced confusing and inaccurate results.
Applied Materials Launches Breakthrough Single-Wafer High-Current Quantum X Implanter
Applied Materials, Inc. today introduced its breakthrough Applied Quantum(TM) X ion implanter, a single-wafer high-current system that enables transistor scaling to the 65nm node and beyond. The Quantum X system's high tilt (up to 60 degrees) and true zero degree implant capability, together with its precise energy control and low defect levels, provide semiconductor manufacturers with the process technology needed to achieve optimum transistor performance for next-generation devices. The Quantum X system also redefines implant productivity; its fast beam tuning and single-wafer processor deliver 30% higher productivity than existing high current implanters.