All researchers at the National Institute of Standards and Technology wanted was a simple, quick method for making thin films of block copolymers or BCPs (chemically distinct polymers linked together) in order to have decent samples for taking measurements important to the microelectronics industry. What they got for their efforts, as detailed in the Sept. 12, 2007,
Nano Letters, was an unexpected bonus: a unique annealing process that may make practical the use of BCP thin films for patterning nanoscale features in next-generation microchips and data storage devices.
BCP thin films have been highly desired by semiconductor manufacturers as patterns for laying down very fine features on microchips, such as arrays of tightly spaced, nanoscale lines. Annealing certain BCP films—a controlled heating process—causes one of the two polymer components to segregate into regular patterns of nanocylinder lines separated by distances as small as five nanometers or equally regular arrays of nanoscale dots. Chemically removing the other polymer leaves the pattern behind as a template for building structures on the microchip.
In traditional oven annealing the quality of the films is still insufficient even after days of annealing. A process called hot zone annealing—where the thin film moves at an extremely slow speed through a heated region that temporarily raises its temperature to a point just above that at which the cylinders become disordered—has previously been used for creating highly ordered BCP thin films with a minimum of defects but little orientation control. For some polymer combinations, the order-disorder transition temperature is so high that it is virtually impossible for manufacturers to heat them sufficiently without degradation occurring.
To eliminate the time and temperature restraints without losing the order yielded by hot zone annealing, the NIST researchers developed a “cold zone” annealing system where the polymers are completely processed well below their order-disorder transition temperature. Properly controlled, the lower-temperature processing not only works with BCPs for which hot-zone annealing is impractical, but, as the NIST experiments showed, also repeatedly produces a highly ordered thin film in a matter of minutes. NIST researchers also discovered that the alignment of the cylinders was controlled by the “cold zone” annealing conditions. Because it is simple, yields consistent product quality and has virtually no limitations on sample dimensions, the NIST method is being evaluated by microelectronic companies to fabricate highly ordered sub 30 nm features.
The next step, the NIST researchers say, is to better understand the fundamental processes that make the cold zone annealing system work so well and refine the measurements needed to evaluate its performance.
Citation: B.C. Berry, A.W. Bosse, J.F. Douglas, R.L. Jones and A. Karim.Orientational order in block copolymer films zone annealed below the order-disorder transition temperature. Nano Letters, Vol. 7, No. 9, pp. 2789-2794, (Sept. 12, 2007).
Source: National Institute of Standards and Technology
Related stories:
Stress Management: X-Rays Reveal Si Thin-Film Defects
Pile-ups, bad on the freeway, also are a hazard for the makers of high-performance strained-silicon semiconductor devices. A sensitive X-ray diffraction imaging technique developed by researchers at the National Institute of Standards and Technology can help manufacturers avoid the latter—a bunching up of crystal defects caused by the manufacturing process for strained-silicon films.
World's first MOSFETs with epitaxial Gd2O3
Researchers at AMICA and Technical University of Darmstadt have successfully fabricated the world's first MOSFETs on ultra-thin-body silicon-on-insulator (SOI) material and bulk silicon with a crystalline gadolinium oxide (Gd
2O
3) gate dielectric.
IMEC increases performance of high-k metal gate planar CMOS and FinFETs
At today’s IEEE International Electron Devices Meeting, IMEC reports significant progress in improving the performance of planar CMOS using hafnium-based high-k dielectrics and tantalum-carbide metal gates targeting the 32nm CMOS node.
High-quality helium crystals show supersolid behavior
High-quality, single-crystal, ultra-cold solid helium exhibits supersolid behavior, suggesting that this frictionless solid flow is not a consequence of defects and grain boundaries in poor-quality, polycrystalline, solid helium, according to a team of Penn State researchers.
Nanoparticles self-assemble through chemical lithography
Nanoparticles – while possessing some amazing properties of strength and power – are also delicate little things, when it comes to manipulating them for use in nanodevices. Many scientists consider that the most promising method of incorporating nanoparticles into functional structures is through their own self-assembly, an approach commonly attempted through different lithography techniques.
Copper Resistivity Fixable for 45 nm Node, but Long-Term Issues Remain
Copper resistivity will remain a challenge for the semiconductor industry, but chip designers are likely to use hierarchical design workarounds to modify the metal for linewidths at the 45 nm technology node, according to participants at an industry workshop sponsored by SEMATECH and Novellus Systems, Inc.
Sapphire Stars in Nanotube Support Role
On crystal surfaces, nanotubes self-guide themselves into dense structures with exciting potential applications as sensors or integrated circuits
USC researchers have found that sapphire surfaces spontaneously arrange carbon nanotubes into useful patterns - but only the right surfaces.
Nanotubes are one-atom thick sheets of carbon rolled into seamless cylinders. They can be used to work as chemical sensors and transistors, like devices made from carbon's close chemical cousin, silicon.
Development of Transistor with New Metal Gate Electrode & High-K Gate Dielectric
NEC today announced the development of a transistor featuring a new gate stack structure using a Hf-based
high-k dielectric (*1) and a metal gate electrode (*2), which simultaneously realizes significant gate leakage suppression and improvement in transistor operation speed. This newly developed gate stack boasts excellent characteristics, well satisfying the requirements of 45nm-node low power transistors, and will contribute to the development of future LSIs that can meet the needs of advanced mobile terminals and digital-consumer electronics equipment due to their ultra low power consumption.
