[Home]   [Full version]  

Applied Materials and IMEC Collaborate to Develop 45nm Transistor Technologies

Jan 13 ,Technology


Applied Materials, Inc. and IMEC, Europe's leading independent nanoelectronics and nanotechnology research center, are working together to develop 45nm-generation transistor-level semiconductor processing technologies. Since this collaboration is targeted for critical ultra-shallow junction, gate stack and strain engineering programs, Applied Materials will provide IMEC with the industry's most advanced transistor fabrication technologies, the Applied Quantum X Implant, the Applied Vantage Radiance Plus RTP, the Applied Centura Gate Stack and the Applied Producer CVD systems.

Dr. Luc Van den hove, vice president, Silicon Process and Device Technology of IMEC, said, "We have enjoyed a close relationship with Applied Materials for many years and we continue to be impressed by the high level of technological expertise Applied brings to our joint development programs. We expect this cooperative arrangement to help accelerate our 45nm programs and push the boundaries of front-end process technology rapidly beyond 45nm to even smaller device nodes."

For ultra-shallow junction development, IMEC purchased Applied Materials' single-wafer high current Quantum X implant system with high-tilt capabilities for 45nm and beyond precision and a Vantage Radiance Plus RTP system for annealing. To develop advanced gate structures, IMEC selected Applied's Gate Stack system, with chambers for oxide growth, decoupled plasma nitridation, RTP post-nitridation anneal and polysilicon deposition. IMEC's Applied Producer CVD systems include HARP(TM) and ultra-high stress nitride film processes that enable enhanced performance through strain engineering and Applied's Advanced Patterning Film(TM) process for optimized 45nm lithography.

"Applied Materials strongly supports IMEC's efforts and capabilities to advance the state of semiconductor technology," noted Dr. Randhir Thakur, vice president and general manager of Applied Materials' Front End Products group. "Applied is focused on providing manufacturing systems to enable transistor scaling to 45nm and beyond, so it's a natural fit for us to collaborate with IMEC on its leading-edge transistor development. We are working together on a number of key initiatives, including advanced gate stack technologies, ultra-shallow junction and strain engineering, and look forward to further strengthening our relationship as we collaborate on these important 45nm transistor programs."

Applied's work with IMEC is part of IMEC's nanoelectronics research platform which has many leading semiconductor manufacturers as core members, including the top three European chipmakers, Infineon, STMicroelectronics, and Philips Semiconductor, as well as Intel, Samsung, Matsushita, Texas Instruments and others.

Related stories:

IMEC demonstrates viability of laser anneal for the 32nm node
At today’s IEEE International Electron Devices Meeting, IMEC reports that laser anneal is a promising option for further transistor scaling to the 32nm node. By device demonstration, IMEC shows that laser anneal allows to scale junction depth without degradation of series resistance and overlap capacitance.
Applied Materials, IMEC Team to Develop Innovative 32nm, 22nm Interconnects
Applied Materials and IMEC, Europe's leading independent nanoelectronics and nanotechnology research center, announced today a significant joint effort to develop 32nm and 22nm-node copper/low k interconnect processing technologies using a suite of Applied Materials' most advanced systems. The goal of the joint program is to address critical manufacturing challenges that chipmakers may face as they transition to future device generations, helping them to bring new products to market more rapidly while minimizing risk.
IMEC concludes FEOL installation and enters into alliances for copper/low-k interconnect technology
IMEC successfully concludes installation of front-end-of-line (FEOL) tools with processing of first pathfinder lots. Strategic agreements with leading equipment manufacturers Applied Materials, Inc., ASM International and LAM Research Corporation have been extended to ramp up equipment installation for copper/low-k interconnect technology during the second half of 2005.
Applied Materials Launches Black Diamond II Low k Solution for Next Generation High-Speed Chips
Applied Materials, Inc., the worldwide market leader in low k dielectric film technology, today announced its new Applied Producer Black Diamond II system for depositing the semiconductor industry's most advanced low k film. Providing a k-value of less than 2.5, the Black Diamond II system utilizes Applied's innovative NanoCure UV curing technology to achieve a robust, manufacturable film compatible with CMP and packaging processes.
IMEC reports major progress in EUV
IMEC reports functional 0.186µm2 32nm SRAM cells made with FinFETs from which the contact layer was successfully printed using ASML’s full field extreme ultraviolet (EUV) Alpha Demo Tool (ADT). Applied Materials, using its most advanced deposition systems, was key to fabricating the ultra-small circuit structures. IMEC also completed the integration and site acceptance test of the EUV ADT in its 300mm clean room.
IMEC increases performance of high-k metal gate planar CMOS and FinFETs
At today’s IEEE International Electron Devices Meeting, IMEC reports significant progress in improving the performance of planar CMOS using hafnium-based high-k dielectrics and tantalum-carbide metal gates targeting the 32nm CMOS node.
Fujitsu Develops Technology for Low-Power, High-Performance 45nm Logic Chips
Fujitsu today announced the development of a platform technology for 45 nanometer generation LSI logic chips, which combines technologies for low power consumption and high-performance interconnect.
Toshiba's breakthrough in SSRM technology will Improve Cutting-Edge LSI
Toshiba Corp. today announced that it has achieved a breakthrough in imaging electron-carrier paths and impurities in semiconductors that allows analysis at the 1-nanometer level for the first time. This major advance, based on scanning spreading resistance microscopy (SSRM) is an essential step toward achieving LSI at the 45nm generation and beyond.

News discussion:

Technology news

[Home]   [Full version]