The X Architecture represents a new way of orienting a chip's microscopic interconnect wires with the pervasive use of diagonal routes, in addition to traditional right-angle "Manhattan" routing. By enabling designs with significantly less wirelength and fewer vias, or connectors between wiring layers, the X Architecture can provide significant improvements in chip performance, cost and power consumption.
"UMC continues to demonstrate its leadership by supporting the X Architecture and its use of diagonal wiring to gain performance and cost advantages," said Patrick T. Lin, chief SoC architect at UMC. "Through our most recent effort, fabless semiconductor companies can develop 90-nanometer chips that incorporate diagonal routing with the confidence that UMC will support their designs throughout the design and manufacturing cycle."
In 2003, UMC became the first pure-play foundry to join the X Initiative, as well as the first to announce its readiness to accept X Architecture based designs for fabrication at 130-nanometer process nodes.
"UMC's announcement of the availability of world-class manufacturing for 90-nanometer X Architecture designs bodes well for this 'year of first X products'," noted Aki Fujimura, X Initiative steering group member and chief technology officer, New Business Incubation, at Cadence Design Systems, Inc. "The performance and cost benefits of the X Architecture, coupled with the advanced 90-nanometer process, are a potent combination for the performance-demanding and cost-conscious fabless market."
About the X Architecture
The X Architecture, the first production-worthy approach to the pervasive use of diagonal interconnect, reduces the total interconnect, or wiring, on a chip by up to 20 percent and via-counts by up to 30 percent, resulting in significant improvements in chip performance, power and cost. For the past 20 years, chip design has been primarily based on the de facto industry standard "Manhattan" architecture, named for its right-angle interconnects resembling a city-street grid. The X Architecture rotates the primary direction of the interconnect in the fourth and fifth metal layers by 45 degrees from a Manhattan architecture. The new architecture maintains compatibility with existing cell libraries, memory cells, compilers and IP cores by preserving the Manhattan geometry of metal layers one through three.
About the X Initiative
The X Initiative, a group of leading companies from throughout the semiconductor industry, is chartered with accelerating the availability and fabrication of the X Architecture, a revolutionary interconnect architecture based on the pervasive use of diagonal routing. The X Initiative's five-year mission is to provide an independent source of education about the X Architecture, to facilitate support and fabrication of the X Architecture through the semiconductor industry design chain, and to survey usage of the X Architecture to track its adoption. Representing leaders spanning the entire design-to-silicon supply chain, X Initiative members include: Applied Materials, Inc.; ARM; ASML Netherlands B.V.; Cadence Design Systems, Inc.; Canon U.S.A. Inc.; Dai Nippon Printing (DNP); DuPont Photomasks, Inc.; GDA Technologies, Inc.; HPL Technologies, Inc.; Hoya Corporation; IN2FAB Technology Ltd.; Infineon Technologies AG; JEOL, Ltd.; KLA-Tencor Corporation; Leica Microsystems AG; Matsushita Electric Industrial Co., Ltd.; MicroArk Co. Ltd.; Nikon Corporation; NuFlare Technology Inc.; PDF Solutions, Inc.; Photronics, Inc.; Prolific Inc.; RUBICAD Corporation; Sagantec; Sanyo Electric Co., Ltd.; Silicon Logic Engineering, Inc.; SiliconMap, LLC.; Silicon Valley Research Inc.; STMicroelectronics; Sycon Design, Inc.; Tensilica, Inc.; Toppan Printing Co.; Toshiba Corporation; Trecenti Technologies, Inc.; TSMC; UMC; Virage Logic, Inc.; Virtual Silicon Technology, Inc.; Zenasis Technologies, Inc.; and Zygo Corporation. Membership is open to all companies throughout the semiconductor design chain. Materials can be found at
http://www.xinitiative.org
Related stories:
Artificial reef near Miami is cemetery, diving attraction
(AP) -- About 45 feet beneath the ocean's surface lies a cemetery with gates, pathways, plaques and even benches. The Neptune Memorial Reef, which opened last fall, is seen by its creators as a perfect final resting spot for those who loved the sea. They hope that one day the reef will cover 16 acres and have room for 125,000 remains.
Researchers identify photosynthetic dimmer switch
In a study of the molecular mechanisms by which plants protect themselves from oxidation damage should they absorb too much sunlight during photosynthesis, a team of researchers has discovered a molecular “dimmer switch” that helps control the flow of solar energy moving through the system of light harvesting proteins. This discovery holds important implications for the future design of artificial photosynthesis systems that could provide the world with a sustainable and secure source of energy.
Is quantum Internet search on the way?
In classical computing, random access memory (RAM) is needed to make things “work.” But it is subject to a certain level of energy loss. But what if you could create low-energy quantum access memory (QRAM) that would not only work in terms of quantum computing, but that could also be applied to classical computing?
Ecological Impact of Bridge Design Is Not Trivial, UB Professors Say
The latest delay in the construction of a new Peace Bridge between Buffalo and Ft. Erie, Ontario, may be trying the patience of Western New Yorkers, but the region has more to lose than time if it erects a bridge that destroys local habitat, according to two University at Buffalo professors who study environmental impacts of structures.
Piecing together the next generation of cognitive robots
Building robots with anything akin to human intelligence remains a far off vision, but European researchers are making progress on piecing together a new generation of machines that are more aware of their environment and better able to interact with humans.
Stanford, tech giants team up to enable software for parallel computers
Stanford and many of the biggest companies in computing will announce Friday, May 2, a joint effort to address a major missed opportunity in information technology: the dearth of software that can harness the parallelism of the multiple processors that are being built into virtually every new computer. The Pervasive Parallelism Lab (PPL) pools the efforts of many leading Stanford computer scientists and electrical engineers with support from Sun Microsystems, Advanced Micro Devices, NVIDIA, IBM, Hewlett Packard and Intel.
The technology to make 'Speed Racer' cars
The opening of the new “Speed Racer” movie coming out nationally on May 9 has meant weeks of fast-paced fun for 8 juniors in the University of Cincinnati’s internationally recognized School of Design, part of UC’s top-ranked College of Design, Architecture, Art, and Planning.
Inexpensive roof vent could prevent billions of dollars in wind damage
Hurricanes often lift the roofs off buildings and expose them to havoc and damaging conditions, even after the worst of the wind has passed. A local roofer, Virginia Tech faculty members from architecture and engineering, and a graduate student have devised an inexpensive vent that can reduce roof uplift on buildings during high winds, even a hurricane.