Cadence Design Systems, Inc. and Faraday Technology Corporation today announced that Faraday has joined the OpenChoice intellectual property (IP) program to co-develop with Cadence an extensive list of library views. The libraries are being designed to facilitate digital implementation and signal integrity (SI) under UMC's 130-nanometer Fusion process.
The library view generation process will be qualified and validated by both Faraday and Cadence research and development teams. Under the process, Faraday's customers will have the ability to handle digital implementation and SI signoff in the Cadence Encounter digital IC design platform.
"As a long-term partner of Cadence and library provider for UMC, we are very excited with this collaboration because it allows Faraday to handle signal integrity issues for our common clients at 130 nanometers and below. We are very pleased with this extended relationship with Cadence because we were able to qualify and validate all our co-developed library views through Cadence's OpenChoice IP program," said Jim Wang, Director of Design Development at Faraday Technology.
"To facilitate a smooth path to silicon success for our customers, Cadence is committed to open programs and standards like OpenChoice and the effective current source model (ECSM)," according to Jan Willis, senior vice president, Industry Alliances at Cadence. "We're delighted to work with Faraday to leverage our open approach and technology to provide customers with a new, SI-aware path to silicon."
Ken Liou, director of UMC's IP Development and Design Support Division, said "Faraday's collaboration with Cadence to address SI issues at the IP level helps customers achieve faster, first-pass silicon success. We are pleased that Faraday's standard cell libraries have been validated on our 130-nanometer Fusion process."
The co-development between Cadence and Faraday has spawned a list of library views for the UMC 130-nanometer Fusion process, high-voltage threshold (HVT) and low-voltage threshold (LVT) mixed library, including both standard logic cells and input/output (I/O) cells. The library views include qualified layout exchange format (LEF), required by chip implementation in SoC Encounter, which features routing by NanoRoute; power grid views (PGV) for VoltageStorm® power rail analysis; and noise library (cdB) and ECSM for CeltIC NDC SI-aware delay calculation and crosstalk glitch analysis. Libraries for other processes will be available from Faraday soon.
Related stories:
Silicon Design Chain Collaboration Demonstrates Significant 90-nanometer Total Power reduction
Industry leaders, working through the Silicon Design Chain Initiative, today announced new, silicon-validated, low-power design techniques to achieve total power savings of over 40 percent on a 90-nanometer test design. The low-power design employed an ARM1136JF-S test chip, ARM Artisan standard cell libraries and memories, Cadence Encounter design platform and TSMC's Reference Flow 5.0. Applied Materials, Inc., ARM, Cadence Design Systems, and Taiwan Semiconductor Manufacturing Company (TSMC) form the Silicon Design Chain Initiative.
STMicroelectronics Wins the Race to Deliver First 65-nm CMOS Design Platform
ST completes design of full-complexity 65-nm System-on-Chip technology demonstrator
Geneva, December 16, 2004 - STMicroelectronics (NYSE:STM) today announced the important milestone of delivering a 65-nm (0.065-micron) CMOS design platform, which allows its designers and customers to start developing next-generation System-on-Chip (SoC) products for low-power, wireless, networking, consumer, and high-speed applications. In addition, ST announced the completion of a design, or tape-out, of a 65-nm complex system-on-chip to fully demonstrate its advanced technology.
Artisan and Cadence Collaborate to Optimize Low-Power Chip Design
New Library Views Support Next-Generation Low Power Devices
Artisan Components and
Cadence Design Systems, Inc. today announced their collaboration to provide library views that enable designers to more effectively
optimize low-power chip designs. The companies have partnered to create and qualify Artisan library views based on the Cadence® effective current source model (ECSM) format. These views provide customers with accurate delay prediction across a wide range of voltage levels and operating conditions using the Cadence Encounter™ digital IC design platform.
Cadence and CoWare Deliver Electronic System-Level (ESL) Design-for-Verification Flow
System-Level Design Knowledge Reduces Verification Effort by Up to 50%
San Jose, CA , June 1, 2004 -- Cadence Design Systems, Inc. and CoWare(R) Inc., the leading supplier of system-level electronic design automation (EDA) software and services, announced the availability of an integrated, seamless flow from electronic system-level (ESL) design through verification for complex system-on-chip (SoC) designs. The ESL design-for-verification solution-which marks a major milestone on the strategic alliance roadmap between the companies-enables customers to capture system-level design knowledge and apply it later in the design process to reduce verification time by up to 50%. The flow is based on new integration between the latest releases of CoWare's SystemC-based ConvergenSC(TM) SoC design tools and ConvergenSC Model Library and the Cadence(R) Incisive(TM) functional verification platform.
Intel Demonstrates Industry's First 32nm Chip and Next-Generation Nehalem Microprocessor Architecture
Intel Corporation President and CEO Paul Otellini today outlined new products, chip designs and manufacturing technologies that will enable the company to continue its quickened pace of product and technology leadership.
First Solar Dynamic Observatory Instrument Arrives at Goddard
The University of Colorado at Boulder delivered the Extreme Ultraviolet Variability Experiment (EVE), first of three Solar Dynamic Observatory instruments, to NASA Goddard Space Flight Center, Greenbelt, Md. EVE will measure how much the sun's ultraviolet brightness changes.
Intel Producing First Processor Prototypes With New, Tiny 45 Nanometer Transistors
In one of the biggest advancements in fundamental transistor design, Intel Corporation today revealed that it is using two dramatically new materials to build the insulating walls and switching gates of its 45 nanometer transistors.
Lenovo, Novell Unveil Linux-enabled ThinkPad Mobile Workstation Based on Intel Technology
Lenovo and Novell today announced the industry's first Linux-based ThinkPad mobile workstations, which will run Novell's recently released SUSE Linux Enterprise Desktop 10 operating system. The workstations are based on Intel Centrino Duo mobile technology. This groundbreaking innovation, the result of a two-year research and development effort between Lenovo, Intel and Novell, allows electronic engineers engaged in integrated circuit and board level design the necessary support solution for numeric intensive applications in any mobile environment.