At today’s IEEE International Electron Devices Meeting in San Francisco,
IMEC, Europe’s largest independent nanoeelctronics and nanotechnology research center, announced that it had achieved the smallest triple-gate device SRAM cell reported to date. IMEC’s device is a fully working 6-transistor
SRAM cell with an area of only 0.314mm
2.
The SRAM cell achieves excellent static-noise margin of 240mV at 1.0V operation and shows good functionality down to 0.4V with a symmetric butterfly curve. Further, the cell shows great potential for scaling down to the 32nm node.
Non-planar device architectures such as multigate-FETs (MuGFET) are emerging as candidates for the 45nm node and below due to their improved current density, reduced short-channel effects, and improved gate control compared to conventionally scaled transistors.
The MuGFETs implemented in the SRAM cell distinguish themselves by a tall fin of 70nm, 40nm higher than typically reported so far, resulting in an increased current density. The transistors have a physical gate length of 40nm and 35nm wide fins. A NiSi source/drain has been used to lower access resistance and a Cu/low-k (Black Diamond) metallization finishes the cell.
Mature 193nm lithography with 0.75 NA and reticle enhancement techniques (RET) allowed the patterning of fins, gates and contact holes with 150nm pitch. The cell layout has been optimized taking into account the different reticle (phase shift mask) technologies, illumination possibilities (Quasar or Dipole) and optical proximity corrections for each critical layer. Only uni-directional patterns are used, leading to a truly lithography-friendly design.
Currently, IMEC is pursuing the development of smaller SRAM cells and advanced logic circuits. Metal gates, using standard available materials, have been implemented to allow scaling below the 45nm node. Because of their process complexity, the SRAM cell will be used as a test module in IMEC’s sub-45nm CMOS research platform. This program includes advanced lithography, gate-stack technology, ultra-shallow junctions, silicides and strain, interconnect, cleaning and emerging device programs, and aims to prove the feasibility of the developed technology elements.
Related stories:
Novel memory device is set to rival transistor-switched silicon-based memory
Working with an international group of researchers, Professor Gehan Amaratunga has produced a novel memory device which is set to rival transistor-switched silicon-based memory.
TSMC Manufactures First Functional 65nm Embedded DRAM Device
Taiwan Semiconductor Manufacturing Company, Ltd. today announced the foundry industry’s first functional 65nm embedded DRAM customer product. The product contains millions of DRAM bits and was silicon verified first time right.
Renesas, Matsushita Develop Technique for Stablizing Operation of 45nm On-Chip SRAM
Renesas Technology and Matsushita Electric Industrial today announced the development of a technique that achieves stable operation with 45nm process generation bulk CMOS for SRAM (Static Random Access Memory) that can be embedded in SoC (system-on-a-chip) devices and microprocessors (MPUs).
AMD and IBM Detail Early Results Using Immersion and Ultra Low-K in 45nm Chips
At the International Electron Device Meeting today, IBM and AMD presented papers describing the use of immersion lithography, ultra-low-K interconnect dielectrics, and multiple enhanced transistor strain techniques for application to the 45nm microprocessor process generation. AMD and IBM expect the first 45nm products using immersion lithography and ultra-low-K interconnect dielectrics to be available in mid-2008.
UMC Produces Working 45-nanometer ICs
UMC, a leading global semiconductor foundry, today announced that it has successfully produced functional 45-nanometer SRAM chips that feature an impressive bit cell size of less than 0.25um2. The ICs, produced using UMC's independently developed logic process, used sophisticated immersion lithography for its 12 critical layers and incorporated the latest technology advancements such as ultra shallow junction, mobility enhancement techniques, and ultra low-k dielectrics (k=2.5).
Nantero Announces Routine Use of Nanotubes in Production CMOS Fabs
Nantero, Inc., a nanotechnology company using carbon nanotubes for the development of next-generation semiconductor devices, has resolved all of the major obstacles that had been preventing carbon nanotubes from being used in mass production in semiconductor fabs. Nanotubes are widely acknowledged to hold great promise for the future of semiconductors, but most experts had predicted it would take a decade or two before they would become a viable material.
NEC Electronics Introduces Industry's First Ultra-Low-Power 55-nanometer Embedded DRAM Technology
NEC Electronics today announced the industry's first 55- nanometer CMOS-compatible embedded DRAM (eDRAM) technology, UX7LSeD.
0.4-V DRAM array technology using twin cells for next generation mobile devices
Enabling the longer retention time and fast read/write operation under low voltage condition
Hitachi, Ltd. in cooperation with Elpida Memory, Inc., have proposed a new
DRAM (*1) circuit design enabling 0.4-V operation. The proposed array employs a twin cell scheme, which uses two conventional DRAM cells to store 1-bit information, and achieves a longer retention time and fast read/write operation under low voltage condition. This technology will be fundamental for designing DRAM, with its large memory capacity, as the low power memory device in next generation mobile information devices.