International SEMATECH released its Top Technical Challenges for 2005, re-emphasizing advanced gate stack, 193nm immersion and EUV lithography, and low-k dielectrics, and placing 3-D interconnect on the list for the first time.
SEMATECH uses the Top Challenges list to focus resources on the most critical of approximately 90 projects that it maintains in key areas of semiconductor R&D. The SEMATECH research portfolio is developed by the consortium’s Executive Steering Council (ESC), in consultation with corporate managers.
“This list of challenges reflects our members’ view of where we can best utilize our key skills and resources for the benefit of both the SEMATECH membership and the industry,” said Dr. Michael R. Polcari, SEMATECH president and CEO.
“Each of these challenges corresponds to critical infrastructure needs in lithography, advanced materials, and manufacturing, as identified in the International Technology Roadmap for Semiconductors (ITRS). SEMATECH’s role is to help drive the advanced technology and manufacturing breakthroughs that lay the foundation for emerging technologies,” he added.
The SEMATECH challenges reflect member consensus, and include:
Lithography
- Immersion Lithography, a new approach for optical patterning that interposes a liquid between an exposure tool’s projection lens and a wafer to achieve better depth of focus and resolution over conventional projection lithography. Recent industry symposia hosted by SEMATECH showed 193 nm immersion to be a viable technology for rapid introduction into manufacturing.
- Mask Infrastructure, including attention to improving the capabilities and reducing the overall cost of photomasks. SEMATECH remains committed to finding innovative and cost-effective mask solutions to ensure the affordable evolution of lithography.
- Resist Strategy, a high-priority response to the requirements of new and emerging litho technologies, including 193 nm immersion and extreme ultraviolet (EUV). Line edge roughness (LER) and limits of chemically amplified resists (CARs) are among within the strategy’s focus.
- EUV Infrastructure, which includes the testing and development of masks, tool components, and resists to enable the introduction of extreme ultraviolet lithography into manufacturing later in the decade.
Front End Processes
- Advanced Gate Stack, involving development of new gate stack materials and processes, primarily manufacturing readiness of hafnium-based, high-k dielectrics and metal gate electrodes.
- Non-classical CMOS, an approach to the challenges posed by increased scaling of chip features. Non-classical CMOS includes infrastructure development (such as metrology techniques) for alternative device technologies, such as strained silicon, silicon-on-insulator (SOI) and double-gate metal-oxide semiconductor field-effect transistors (MOSFETs).
Interconnect
- Low-k Dielectrics and Process Compatibility. Low-k is critical to advanced semiconductor manufacturing because it allows metal lines to be packed closer together on a chip with less risk of electrical signal leakage. SEMATECH engineers investigate low-k materials and assist layers necessary for successful integration and achievement of low k-effective values. The program includes extensive work in advanced barrier development, and work on understanding and finding solutions for ultra fine line Cu resistivity increases seen at the 32 nm and 22 nm nodes.
- 3D Interconnect Technology, which seeks to provide an alternative to conventional scaling of complementary metal-oxide semiconductor (CMOS) structures by physically interconnecting several chips to produce similar speed and density. In early April, SEMATECH kicked off this effort by cosponsoring a technical symposium and industry workshop in 3-D interconnect challenges and architecture in Burlingame, CA.
Manufacturing
- Metrology, a critical enabler to the achievement of increasing device densities and decreasing feature sizes on advanced semiconductors.
- Manufacturing Effectiveness and Productivity, involving an array of fab-related projects including improved equipment productivity; e-manufacturing; advanced equipment and process control; and standards development.
- Environment, Safety and Health, as a cross-cut priority for each of the Top Challenges, addressing ESH considerations related to the introduction of new materials and process chemicals into advanced manufacturing.
“These challenges demand innovative solutions,” said Polcari. “SEMATECH is uniquely positioned to deliver to its members high-value, high-leverage programs in each of these areas, and to help lead the industry in realizing the Roadmap.”
The original press release can be found
here.
Related stories:
Sematech Reveals Details on Practical High-K Metal Gate Systems for 45nm And Beyond
Building on their successful CMOS solution for gate‑first, thermally stable, high-k dual metal gates, SEMATECH researchers have released further data that portends a new era in which future transistor scaling is dominated by heterogeneous integration of new materials onto silicon.
SEMATECH and NIST Collaborate on Chemical Analysis of Advanced Gate Dielectrics
Nitrogen incorporation in thin HfO
2/SiO
2 film systems representative of high-k gate dielectric layers in advanced metal-oxide semiconductor field-effect transistors (MOSFETs) has been investigated by synchrotron x-ray photoelectron spectroscopy to elucidate variations in chemical composition between samples annealed in NH
3 and N
2 ambient as a function of temperature. In addition, depth profiling of core-level binding energy spectra has been obtained by variable kinetic energy x-ray photoelectron spectroscopy (VKE-XPS) with tunable photon energy. An HfO
2/SiO
2 “interface effect” has been detected in the Si 1s spectra characterized by a shift of the Si
4+ feature to lower binding energy with no corresponding chemical state change observed in the Hf 4f spectra acquired over a broad range of electron take-off angles.
Solutions Emerging for Wafer Cleaning at 45 nm and Beyond
Potential solutions are starting to emerge for preparing wafers for manufacturing at and beyond the 45 nm technology generation, technologists indicated at a recent industry meeting organized by SEMATECH.
Research on Novel Materials Holds Key to Extending Immersion Lithography
The future of 193 nm immersion (193i) lithography will be driven by the demonstration of a high-index lens material, invention of a third generation immersion fluid, and development of a high-index photoresist, Sematech-sponsored scientists reported at last week’s SPIE Advanced Lithography Symposium.
Sematech Advances Feasibility of 193 nm Immersion Lithography for 45 nm
Sematech researchers have successfully used 193 nm immersion technology (193i) at 1.3 numerical aperture (NA) with azimuthal polarization to pattern features narrower than 45 nm half-pitch in multiple orientations simultaneously. Azimuthal polarization allows for aggressive imaging of arbitrary circuit features beyond simple line-and-space test patterns.
Sematech to Investigate Alternate Channel Materials for Advanced Microchips
Pushed by the scaling limits of silicon-based devices, Sematech engineers have launched a project to investigate alternative materials to Si in MOSFET channels, the critical pathways that allow electrical signals to flow across transistors.
SEMATECH and Synopsys to Develop Advanced OPC Models For 45 nm and Below Immersion Lithography
Synopsys, Inc. and SEMATECH today announced a joint program to develop advanced optical proximity correction (OPC) models that will enable the extension of optical lithography.
Sematech, Novellus to Develop Ultra Low-k Deposition and UVTP Curing Technology
Novellus Systems, Inc. and global technology research consortium Sematech today announced that they are partnering to develop and evaluate low-k dielectric films with k-values of less than 2.2, and explore the limits of ultra low-k integration. As part of the joint development agreement, SEMATECH will purchase a VECTOR PECVD system for depositing ultra low-k films and a novel UVTP (ultraviolet thermal processing) system for post-deposition film curing. Both systems will be delivered to Sematech in October of 2005. Novellus will provide bulk film development and support, while Sematech will contribute its technical expertise in the integration of porous low-k films.