IBM, Chartered Semiconductor Manufacturing and Samsung Electronics Co., Ltd. today announced that they are jointly developing design kits for the 65-nanometer base and low-power processes. The agreement further reinforces the commitment to the common platform to enable design support for the jointly developed 65nm process technologies and enhance sourcing flexibility for 65nm customers.
Specifically, IBM, Chartered and Samsung will offer 65nm designers common design kits that consist of physical verification [design rule checking (DRC) and layout versus schematic (LVS) matching] and parasitic extraction (RCX) technology files. Additionally, the companies will also make available common SRAM kits for single- and dual-port memories, eFUSE kit and electrostatic discharge (ESD) kit. These initial design kits have been validated using a test chip, which further demonstrates their capabilities for realizing fast and silicon-accurate 65nm designs.
"Extending our collaboration from technology development to design enablement development, IBM, Chartered and Samsung are accelerating efforts to enable a comprehensive ecosystem of design support around the 65nm technology platform," said Steve Longoria, vice president, Semiconductor Technology Platform for IBM. "This model of true collaboration and open design differentiates the common platform and provides customers cutting-edge technology, enhanced design portability, and multi-sourcing flexibility."
"At 65nm, IBM, Chartered and Samsung have taken steps to define and develop process-optimized solutions in tandem with the design community," said Kevin Meyer, vice president of worldwide marketing at Chartered. "The customer benefits are the early availability of manufacturing-aware design solutions tuned for enabling the manufacturability of 65nm designs."
"Combining our efforts with IBM and Chartered at 65nm will result in a very compelling solution that is the base for a unique compatibility in the industry," said KP Suh, Executive Vice President of Technology Development at Samsung. "This strategy also significantly expands the expertise required by our internal users and external customers to address the complex design requirements for a range of cutting-edge system-on-chip products."
Related stories:
IBM, Chartered, Infineon And Samsung Announce Process And Design Readiness For Silicon Circuits On 45nm Low-Power Techno
IBM, Chartered Semiconductor Manufacturing, Infineon Technologies, and Samsung Electronics Co., Ltd. today announced first silicon-functional circuits and the availability of design kits based on their collaboration for 45nm low-power process technology.
Infineon Successfully Produced First 65nm Samples in Multiple Fabs
Infineon Technologies AG has produced first sample chips in its advanced 65nm low-power and high-performance CMOS platform technology. Infineon leveraged the results of the industry leading 65nm/45nm alliance composed of IBM, Chartered, Infineon, and Samsung (ICIS).
ARM Artisan Low Power IP Offered By IBM, Chartered To Support 65-nm Common Platform
ARM today announced a collaboration with IBM and Chartered Semiconductor Manufacturing that makes available the ARM Artisan Metro low-power platform for the IBM-Chartered 65-nanometer low-power common process platform. The 65nm agreement leverages the companies’ collaborative development efforts for the IBM-Chartered 90nm common platform and validates their continued commitment to be at the forefront of providing leading-edge design and manufacturing solutions.
Samsung Joins IBM and Chartered on 90-Nanometer Common Design-Enablement Platform
IBM, Chartered Semiconductor Manufacturing and Samsung Electronics Co., Ltd, today announced that Samsung has licensed the 90-nanometer common design enablement technology utilized by IBM and Chartered. As a result of this license agreement, Samsung, IBM and Chartered can make available common foundry design kits and tests chips as well as work with design enablement parties to provide future third-party solutions, initially for the 90nm baseline and low-power CMOS logic processes.
IBM and Chartered Extend Technology Development Agreement to 45 Nanometer
IBM and Chartered Semiconductor Manufacturing today announced they have signed an extension to their existing technology agreement, formally expanding their joint development efforts to 45-nanometer (nm) bulk
CMOS process technology. Upon the completion of the development, the two companies will have created a common process platform spanning three major generations of advanced process
technology.
UMC's Embedded DRAM, URAM Proven in 65nm Customer Silicon
UMC, a leading global semiconductor foundry, today announced that it has produced functional 65nm customer products incorporating URAM, the company's patented embedded DRAM (eDRAM) technology.
Hitachi Shows Technical Feasibility Of Perpendicular Magnetic Recording At 610 Gbit/in2
Hitachi, Ltd. announced today that it has demonstrated the technical feasibility of magnetic recording at 610 Gbit/in2. This considerably exceeds the previously demonstrated capabilities of current perpendicular recording technology found in mass-production hard disk drive (HDD) products. These results hold the potential for a 2.5x increase in the storage capacities of current-generation HDDs.
Intense Testing Paved Phoenix Road to Mars
When NASA's Phoenix Mars Lander descends to the surface of the Red Planet on May 25, few will be watching as closely as the men and women who have spent years planning, analyzing and conducting tests to prepare for the dramatic and nerve-wracking event known as EDL - Entry, Descent and Landing. For after all their hard work, they know that landing on Mars is not a walk in the park. Less than 50 percent of all previous lander missions have made it safely to the surface.