Freescale and Cadence partner to innovate semiconductor product design

To achieve this, the companies have built on their long-term relationship with a new agreement that designates Cadence as Freescale's primary vendor for electronic design automation (EDA) software, hardware and services. The companies will work together on EDA initiatives that address the challenges of creating highly advanced semiconductor products for the wireless, automotive, networking and computing segments, with a special focus on low-power, mixed-signal and high-performance designs.

Both companies will benefit through more effective development of products and technology solutions that better address current and future requirements of their respective markets.

The agreement, which calls for the consolidation of design flows and methodologies, will enable Cadence to develop solutions to Freescale's upcoming design challenges in a more timely manner. It also provides Freescale with access to the full range of Cadence software, hardware and services products from across the Cadence Encounter digital IC design, Virtuoso custom-design, Allegro silicon-package-board and co-design, and Incisive functional verification platforms, as well as design-for-manufacturing (DFM) technologies. The companies will also collaborate on the development of new, highly advanced EDA technologies.

"The complexities of deep submicron CMOS process technology demand new classes of tools and flows, especially below the 65-nm node," said Chekib Akrout, vice president of Design Technology for Freescale. "By collaborating with Cadence, we will overcome these complexities and realize competitive advantages that reinforce Freescale's reputation as a pioneer in the design and manufacture of highly advanced semiconductor products."

For Freescale, the collaboration is part of a larger effort to streamline design technology operations and establish common tools and flows across the organization. The company is reducing its roster of third-party EDA vendors to eliminate redundancies, increase efficiency and minimize costs. Cadence will be Freescale's primary supplier of EDA tools and services. However, Freescale will continue to incorporate select, specialized EDA technology from other suppliers as appropriate.

"Cadence is extremely pleased to have this level of relationship with Freescale and we look forward to collaborating on innovative solutions for the next generation of design and manufacturing challenges," said Mike Fister, president and CEO of Cadence Design Systems, Inc. "As the complexity of design increases, strategic relationships between industry leaders are increasingly the only way to ensure mutual success."

Source: Freescale Semiconductor

Silicon Design Chain Collaboration Demonstrates Significant 90-nanometer Total Power reduction
Industry leaders, working through the Silicon Design Chain Initiative, today announced new, silicon-validated, low-power design techniques to achieve total power savings of over 40 percent on a 90-nanometer test design. The low-power design employed an ARM1136JF-S test chip, ARM Artisan standard cell libraries and memories, Cadence Encounter design platform and TSMC's Reference Flow 5.0. Applied Materials, Inc., ARM, Cadence Design Systems, and Taiwan Semiconductor Manufacturing Company (TSMC) form the Silicon Design Chain Initiative.
STMicroelectronics Wins the Race to Deliver First 65-nm CMOS Design Platform
ST completes design of full-complexity 65-nm System-on-Chip technology demonstrator

Geneva, December 16, 2004 - STMicroelectronics (NYSE:STM) today announced the important milestone of delivering a 65-nm (0.065-micron) CMOS design platform, which allows its designers and customers to start developing next-generation System-on-Chip (SoC) products for low-power, wireless, networking, consumer, and high-speed applications. In addition, ST announced the completion of a design, or tape-out, of a 65-nm complex system-on-chip to fully demonstrate its advanced technology.

The very model of a modern transistor
New models of how two types of power transistors perform will result in more efficient smart electrical circuits, making such technologies as cars and home appliances more reliable and environmentally friendly.
Unique locks on microchips could reduce hardware piracy
Hardware piracy, or making knock-off microchips based on stolen blueprints, is a burgeoning problem in the electronics industry.
IBM Alliances Announce Advancement in High-K/Metal Gate Technology
IBM and its joint development partners -- AMD, Chartered Semiconductor Manufacturing, Freescale, Infineon, and Samsung -- announced an innovative approach to speed the implementation of a breakthrough material known as "high-k/metal gate" in next generation 32 nanometer (32nm) computer chips.
Research Leads to Self-Improving Chips with Speed 'Warping'
Imagine owning an automobile that can change its engine to suit your driving needs – when you’re tooling about town, it works like a super-fast sports car; when you’re hauling a heavy load, it operates like a strong, durable truck engine. While this turn-on-a-dime flexibility is impossible for cars to achieve, it is now possible for today’s computer chips.
Intel Demonstrates Industry's First 32nm Chip and Next-Generation Nehalem Microprocessor Architecture
Intel Corporation President and CEO Paul Otellini today outlined new products, chip designs and manufacturing technologies that will enable the company to continue its quickened pace of product and technology leadership.
Intel Producing First Processor Prototypes With New, Tiny 45 Nanometer Transistors
In one of the biggest advancements in fundamental transistor design, Intel Corporation today revealed that it is using two dramatically new materials to build the insulating walls and switching gates of its 45 nanometer transistors.

Freescale and Cadence partner to innovate semiconductor product design

Related stories:

News discussion: