Cadence Encounter-Based Reference Flow to Provide High Quality of Silicon for Complex 90-Nanometer System-on-Chip Designs
San Jose, CA , May 24, 2004
Cadence Design Systems, Inc. (NYSE:CDN) today announced the availability of a qualified design reference flow validated as compatible with the IBM-Chartered 90-nanometer process platform. The Cadence reference flow seamlessly integrates intellectual property (IP) developed by Artisan Components, Inc. for the IBM-Chartered cross-foundry design enablement program. Developed in conjunction with IBM, this RTL-to-GDSII reference flow—based on the Cadence Encounter digital IC design platform—is optimized across the front-to-back design chain. It offers chip designers a predictable path for system-on-chip (SoC) design from RTL to first-pass silicon.
The reference flow incorporates leading Cadence technologies including Encounter RTL Compiler™ global synthesis, Encounter Test™ solutions, and NanoRoute™ unified routing and physical optimization.
"This reference flow is another significant step in the ongoing collaboration between Cadence and IBM. Cadence, Chartered and IBM customers will be able to use this reference flow to optimize their design process," said Tom Reeves, vice president, semiconductor products and solutions, IBM Systems & Technology Group. "It will enable a faster path to volume silicon using the leading-edge IBM-Chartered 90-nanometer CMOS process technologies."
The joint reference flow uses a wire-centric methodology to address key 90-nanometer SoC issues, including low power design, signal integrity, and design-for-test to provide the highest quality of silicon (QoS). QoS measures a design's physical characteristics using wires in terms of improved area utilization, higher performance and lower power consumption.
"The combination of advanced process technology, jointly developed by IBM, Chartered and leading-edge Cadence technologies, allows customers to benefit from improved quality of silicon resulting in reduced area, lower power and better performance," said Lavi Lev, executive vice president and general manager, IC Solutions, Cadence. "Ultimately, our goal is to provide mutual customers with a predictable path to first silicon."
"The Cadence Encounter platform focuses on some of the more challenging issues with regard to 90-nanometer design, and we're pleased to be collaborating with Cadence as a means for customers to accelerate their path to silicon," said Kevin Meyer, vice president of worldwide marketing and services at Chartered. "By leveraging the IBM-Chartered design enablement program, customers enjoy additional benefits such as design portability and a flexible sourcing model."
The original press release can be found
here.
Related stories:
Silicon Design Chain Collaboration Demonstrates Significant 90-nanometer Total Power reduction
Industry leaders, working through the Silicon Design Chain Initiative, today announced new, silicon-validated, low-power design techniques to achieve total power savings of over 40 percent on a 90-nanometer test design. The low-power design employed an ARM1136JF-S test chip, ARM Artisan standard cell libraries and memories, Cadence Encounter design platform and TSMC's Reference Flow 5.0. Applied Materials, Inc., ARM, Cadence Design Systems, and Taiwan Semiconductor Manufacturing Company (TSMC) form the Silicon Design Chain Initiative.
Shanghai Research Center for Integrated Circuit Design and Cadence Introduce New CPU/DSP Core-Based Methodology for SOC
Cadence Design Systems, Inc. and the Shanghai
Research Center For Integrated Circuit Design (ICC), China's first national integrated circuit (IC) design industrialization base founded by China's Ministry of Science and Technology, today announced the availability of the ICC-Cadence CPU/digital signal processing (DSP) system-on-chip (SoC) reference methodology. The reference methodology, which includes the Cadence© Encounter digital implementation platform, Incisive™ functional verification platform and CoWare software tools for electronic system-level design and verification, is the first to offer rapid and predictable implementation of SoC chip designs for the expanding IC industry in China.
NXP Launches The World’s Fastest Cellular Modem
NXP Semiconductors, the independent semiconductor company founded by Philips, today announced the world's fastest high-bandwidth cellular soft modem - Nexperia Cellular System Solution PNX6910. Powered by NXP's Embedded Vector Processor (EVP), a powerful Digital Signal Processing core, the PNX6910 is capable of achieving data transfer rates of 150 Mbits downlink and 50 Mbits uplink, and supports multi-mode LTE/HSPA/UMTS/EDGE/GPRS/GSM capability.
The very model of a modern transistor
New models of how two types of power transistors perform will result in more efficient smart electrical circuits, making such technologies as cars and home appliances more reliable and environmentally friendly.
Researchers look at cannabinoids, genes, medicines and brain scans to find better anxiety treatments
Right now, about half of all people who take medicine for an anxiety disorder don’t get much help from it. And doctors have no definitive way to predict who will, and who won’t, benefit from each anti-anxiety prescription they write.
Successful qualification firing test for Zefiro 23
On 27 March 2008, the second stage motor for Vega - Europe's new small launcher - successfully completed a static firing test at the Salto Di Quirra Inter-force Test Range in Sardinia, Italy.
SDSC Image of the Internet Universe on Display at New York’s Museum of Modern Art
A visualization depicting a frozen moment of activity in the Internet universe using computer tools at the San Diego Supercomputer Center at the University of California, San Diego, will be part of a special exhibit set to open later this month at the Museum of Modern Art in New York.
Scientists confirm new virus responsible for deaths of transplant recipients in Australia
In the first application of high throughput DNA sequencing technology to investigate an infectious disease outbreak, scientists from Columbia University Mailman School of Public Health, the Victorian Infectious Diseases Reference Laboratory (VIRDL) in Melbourne, Australia, the Centers for Disease Control and 454 Life Sciences link the discovery of a new arenavirus to the deaths of three transplant recipients who received organs from a single donor in Victoria, Australia in April 2007. The full findings are published in the March 2008 issue of the
New England Journal of Medicine and are now online.