Chipmaker Renesas Technology will develop a next-generation large-scale integration circuit, a Japanese daily reported Monday.
The Nihon Keizai Shimbun said that the semiconductor manufacturer will collaborate with NTT DoCoMo, Fujitsu, Mitsubishi Electrics and Sharp among others to develop LSIs for third-generation phones.
The plan is to have the product ready for use by the autumn of 2007.
Copyright 2006 by United Press International
Related stories:
Hitachi, Renesas Develop Technology to Enable Interconnection of Stacked Chips at Room Temperature
The new technology enables a room-temperature bonding of 10 stacked chip layers in a package with a thickness of 1 mm or less
Hitachi, Ltd. and Renesas Technology Corp. today announced a new stacked chip technology that uses a through-hole interconnection method to enable chips to bond at room temperature. The new technology eliminates the need for wire bonding and reduces package thickness by more than 60% for the most advanced SiP (System in Package) products. The method offers a new packaging technology option for developing 3D-stacked SiP products.
Renesas Technology Releases SH-Mobile3 with Support for Terrestrial Digital TV Broadcasts and 5-Megapixel Camera Modules
Renesas Technology Corp. today announced the SH-Mobile3A (product name: SH73380) as part of SH-Mobile Series of mobile phone application processors. The SH-Mobile3A incorporates the latest multimedia processing functions, including support for terrestrial digital TV broadcasts and 5-megapixel camera modules, and features such as a JPEG hardware accelerator for still images. Sample shipments will begin in April 2005 in Japan.
New SOI transistor developed beyond 65-nm technology nodes
20% increase in speed and 1/10 power reductions by employing back-bias control
Hitachi, Ltd. announced that it has developed a new
SOI (Silicon On Insulator)
*1) transistor which dramatically improves speed and lowers power consumption, for processes beyond 65-nm technology nodes, in conjunction with Renesas Technology Corp. The transistors fabricated on SOI layers which have aggressively scaled buried oxide layer,
*2) approximately 10 nm, achieved not only increase in the drive current by 20 % but also 1/10 reductions in power consumption by using wide-range back-bias control. This transistor is expected to become a fundamental CMOS device for low-power and high-performance applications beyond the 65-nm technology nodes.
Renesas, Matsushita Develop Technique for Stablizing Operation of 45nm On-Chip SRAM
Renesas Technology and Matsushita Electric Industrial today announced the development of a technique that achieves stable operation with 45nm process generation bulk CMOS for SRAM (Static Random Access Memory) that can be embedded in SoC (system-on-a-chip) devices and microprocessors (MPUs).
NTT DoCoMo, Renesas, Fujitsu, Mitsubishi Electric, Sharp, and Sony Ericsson to Jointly Develop Platform for 3G Mobile Ph
NTT DoCoMo, Inc., Renesas Technology Corp., Fujitsu Limited, Mitsubishi Electric Corporation, Sharp Corporation, and Sony Ericsson Mobile Communications, today announced that they plan to jointly develop a next-generation mobile phone platform for dual-mode handsets supporting HSDPA/W-CDMA (3G) and GSM/GPRS/EDGE (2G). Development of the platform is targeted to complete during Q2, FY2008.
Epson, Fujitsu Announce Results of Joint Project to Develop Next-Generation FRAM Technology
Seiko Epson and Fujitsu today announced the results of their joint project to develop next-generation Ferrorelectric Random Access Memory (FRAM) technology.
Renesas, Grandis to Collaborate on Development of 65 nm MRAM Employing Spin Torque Transfer
Renesas Technology and Grandis, Inc. have agreed to collaborate on the development of 65 nm process MRAM (Magnetic Random Access Memory) employing spin torque transfer writing technology. Renesas Technology will start to ship microcomputers and SoC products incorporating 65 nm process STT-RAMTM in the near future.
Improved Materials Dominate Chip Evolution
Material innovation has replaced scaling as the primary source of performance and feature improvements in leading-edge CMOS semiconductors, IBM technologist Paul Farrar, Jr. told attendees at the ISMI Symposium on Manufacturing Effectiveness recently.