Researchers have unveiled a SRAM test device for battery-powered devices with the lowest voltage requirements ever produced.
Texas Instruments said the 256-kilobit SRAM (static random access memory) test device is being considered for the next generation of mobile products that will require high performance and low power consumption.
The development of the SRAM device was announced Wednesday at a conference in San Francisco.
The device was created in conjunction with the Massachusetts Institute of Technology using TI's 65-nanometer CMOS (complementary metal oxide semiconductor) process. It boasts a 0.4 volt sub-threshold with twice as less power leakage as current models that operate at 0.6 volts.
"Scaling to such low supply voltages is critical to minimum energy processing and enables Ultra-Dynamic Voltage Scaling," said MIT Professor Anantha Chanrakasan. "The goal of this ultra-low power technology is to reduce energy ... with minimal loss in system performance."
Copyright 2006 by United Press International
Related stories:
Novel memory device is set to rival transistor-switched silicon-based memory
Working with an international group of researchers, Professor Gehan Amaratunga has produced a novel memory device which is set to rival transistor-switched silicon-based memory.
Pushing the limits of chip miniaturisation
Over the last four decades, computer chips have found their way into virtually every electronic device in the world. During that time they have become smaller, cheaper and more powerful, but, for a team of European researchers, there is still plenty of scope to push back the limits of miniaturisation.
Nanoscale computer memory retrieves data 1,000 times faster
Scientists from the University of Pennsylvania have developed nanowires capable of storing computer data for 100,000 years and retrieving that data a thousand times faster than existing portable memory devices such as Flash memory and micro-drives, all using less power and space than current memory technologies.
IMEC advancing state-of-the-art in FinFETs
At this week’s VLSI Symposium, IMEC presents significant progress in the manufacturability, circuit performance and reliability of FinFETs. The results advance FinFET process technology towards being a candidate for the 32nm node and beyond.
TSMC Manufactures First Functional 65nm Embedded DRAM Device
Taiwan Semiconductor Manufacturing Company, Ltd. today announced the foundry industry’s first functional 65nm embedded DRAM customer product. The product contains millions of DRAM bits and was silicon verified first time right.
Renesas, Matsushita Develop Technique for Stablizing Operation of 45nm On-Chip SRAM
Renesas Technology and Matsushita Electric Industrial today announced the development of a technique that achieves stable operation with 45nm process generation bulk CMOS for SRAM (Static Random Access Memory) that can be embedded in SoC (system-on-a-chip) devices and microprocessors (MPUs).
AMD and IBM Detail Early Results Using Immersion and Ultra Low-K in 45nm Chips
At the International Electron Device Meeting today, IBM and AMD presented papers describing the use of immersion lithography, ultra-low-K interconnect dielectrics, and multiple enhanced transistor strain techniques for application to the 45nm microprocessor process generation. AMD and IBM expect the first 45nm products using immersion lithography and ultra-low-K interconnect dielectrics to be available in mid-2008.
UMC Produces Working 45-nanometer ICs
UMC, a leading global semiconductor foundry, today announced that it has successfully produced functional 45-nanometer SRAM chips that feature an impressive bit cell size of less than 0.25um2. The ICs, produced using UMC's independently developed logic process, used sophisticated immersion lithography for its 12 critical layers and incorporated the latest technology advancements such as ultra shallow junction, mobility enhancement techniques, and ultra low-k dielectrics (k=2.5).