Samsung Electronics Co., Ltd., the world leader in advanced memory technology, announced today that it has developed the industry’s first 50-nanometer (nm) DDR2 DRAM (dynamic random access memory) chip, which will increase production efficiency from the 60nm level by 55 percent. The new 1-gigabit (Gb) DRAM incorporates advanced technologies such as three-dimensional (3D) transistor design and multi-layered dielectric technology, which greatly enhance performance and data storage capabilities.
“With the 50nm DRAM development, we’re continuing our technology leadership, paving the way for our customers to reap not only greater cost efficiencies but also to make superior products,” said Nam Yong Cho, executive vice president of memory sales & marketing at Samsung Electronics’ Semiconductor business.
Key to the exceptional production efficiencies in the newly developed 50nm process is the use of a selective epitaxial growth transistor (SEG Tr). This 3D transistor has a broader electron channel that optimizes the speed of each chip’s electrons to reduce power consumption and enable higher performance.
Continued miniaturization of the overall memory circuit and an increasingly limited area of coverage within a wafer cell make it much harder to secure and sustain sufficient volumes of electrons. Adding to the 50nm design improvements, the SEG transistor introduces a multi-layered dielectric layer (ZrO2/Al2O3/ZrO2) to resolve weak electrical features. In addition, the new dielectric layer sustains higher volumes of electron to increase storage capacity, ensuring higher reliability in storing data.
Further, Samsung’s proprietary RCAT (Recess Channel Array Transistor) technology - a fundamental 3D transistor technology which received the best paper award at the VLSI symposia in 2003 - also has been adapted to work well with Samsung’s 50nm DRAM process. The RCAT, which effectively doubles the refresh term of DRAM, is a critical technology supporting higher scalability for DRAM regardless of chip size ? a key feature for enabling circuitry beyond 50nms.
The 1 Gb 50nm chip encompasses three generations of DRAM technology (70nm, 60nm and 50nm) in achieving the most advanced level yet for DRAM mass production.
Samsung’s new 50nm process technology can be applied to a broad range of DRAM chips including graphics and mobile DRAM. With mass production slated for 2008, the 50nm DRAM chip is well positioned to become the mainstay of a DRAM market that is expected to account for US $55 billion by 2011.
Source: Samsung
Related stories:
Samsung Begins World's First 60nm-DRAM Mass Production
Samsung Electronics announced today that it has begun mass producing the industry’s first 1Gigabit (Gb) DDR2 DRAM (dynamic random access memory) using 60 nanometer (nm)–class process technology.
Applied Materials Announces Advanced CVD Aluminum Technology
Applied Materials, Inc. today announced its Applied CVD Al process chamber for building current and next-generation high-density interconnects in Flash and DRAM memory chips. Using aluminum deposition technology, which continues to be the interconnect material of choice for memory applications, Applied's CVD Al chamber enables chipmakers to replace tungsten plugs with aluminum -- which has 50% lower electrical resistance -- while also reducing processing steps and cost.
Infineon Demonstrated New Tunneling FET Enabling Scalable Ultra-Low Voltage Processes in Standard Silicon Technology
Infineon Demonstrated New Tunneling Field Effect Transistors Enabling Scalable Ultra-Low Voltage Processes in Standard Silicon Technology
At the 2004 IEEE International Electron Devices Meeting (IEDM) in San Francisco (December 13 – 15, 2004) scientists from Infineon Technologies AG introduced several papers representing outstanding achievements each. Together with the Technical University of Munich the company presented a new scalable transistor concept enabling low voltage digital and analog circuits. For the first time ever, complementary Tunneling Field Effect Transistors (TFETs) are fabricated in a standard silicon process with good performance for static and dynamic parameters.
Memory chip makers still hurting from supply glut
While chip companies are getting a much-needed boost from stable demand for consumer tech products, the glut in memory products continues to hurt many of them, analysts say.
Fujitsu Microelectronics, Taiwan's Nanya settle patent disputes
Fujitsu Microelectronics Ltd. of Japan and Nanya Technology Corp. of Taiwan said Tuesday have agreed to settle their patent disputes.
Samsung Introduces High-performance, Low-density, SATA II SSDs
Samsung Electronics announced today that it has begun sampling low-density, higher-performance solid state drives (SSDs) that are only 30 percent of the size of 2.5-inch SSDs and highly cost-efficient to manufacture. With the introduction of these smaller, low-capacity SSDs, Samsung now offers an attractive replacement for existing hard drives used in low-cost PCs. Available in densities of 8GB, 16GB and 32GB, the new multi-level-cell SSDs will be mass produced beginning next month.
Elpida Ready to Launch World's Largest Capacity (16-Gigabyte) FB-DIMM
Elpida Memory, Japan's leading global supplier of Dynamic Random Access Memory (DRAM), announced today that it is ready to launch 16-gigabyte Fully Buffered DIMM (FB-DIMM), the world's largest capacity FB-DIMM. Based on its own unique integrated packaging technology (stacked FBGA or sFBGA) with 2-gigabit DDR2 SDRAM Elpida has achieved development of FB-DIMM products that feature an ultra thin thickness of 7.7mm along with the world's largest capacity of 16 gigabytes.
UMC's Embedded DRAM, URAM Proven in 65nm Customer Silicon
UMC, a leading global semiconductor foundry, today announced that it has produced functional 65nm customer products incorporating URAM, the company's patented embedded DRAM (eDRAM) technology.
