Use of the new process technology is a significant milestone in that it increases production efficiency by 40 percent over the 80nm process technology deployed in DRAM fabrication since early 2006, and offers twice the productivity of 90nm general process technology.
Ample market availability of 1Gb DRAM will further increase the demand for large density DRAMs, especially as the new premium Vista operating system imposes a DRAM requirement of at least 1Gigabyte (GB). Samsung’s extensive line up of 60nm 1Gb DRAM-based modules includes 512MB, 1GB, and 2GB densities supporting either 667Mbps or 800Mbps speeds with customer validation.
Samsung anticipates such a high degree of receptivity to the 60nm process that it should drive greater demand for 1Gb DRAM chips in the near future over today’s mainstream density of 512Mb.
Samsung’s continuous technology migration below 90nm has relied heavily on the company’s extensive use of three-dimensional (3D) transistor technologies to build increasingly smaller chips, a fundamentally unique approach toward finer circuit designs and higher yields. One of the key technologies involved in the development of Samsung’s 3D transistor is a recess channel array transistor (RCAT) that actually builds the DRAM cell three-dimensionally to minimize its size while increasing its density.
Samsung’s proprietary RCAT technology was first introduced at the 2003 VLSI symposia. This new 3D transistor technology doubles the refresh cycle, which is critical for enabling efficient fabrication on a nanometer-scale. Samsung has been utilizing RCAT for DRAM fabrication from 90nm. This key 3D technology is expected to enable DRAM fabrication to 50nm and lower.
In addition to its 60nm process technology innovation, Samsung’s use of metal-insulator metal (MIM) for its capacitors provides enhanced data storage in sub-70nm designs.
Furthermore, the use of a recently-announced selective epitaxial growth (SEG) technology provides for a broader electron channel, and optimizes the speed of each chip’s electrons to reduce power consumption and enable higher performance.
The 60nm 1Gb DDR2 DRAM, which was first developed by Samsung in 2005, is the latest in a long line of Samsung industry “firsts” in nano-scale DRAM advancements. This record of DRAM innovation stretches from the introduction of 150nm DRAM technology in 2000, to a yet-to-be-deployed 50nm process technology developed in October of last year.
The 60nm process is expected to become the mainstream circuit technology for DRAM in 2008. In the first year of market availability alone, 60nm DRAM revenues are expected to reach US $2.3billion worldwide and further increase to US $32 billion by 2009.
Source: Samsung
Related stories:
Elpida Develops Top-Tier Power Efficient 2Gbps High-Speed DDR3 SDRAM
Elpida Memory, Inc., Japan's leading global supplier of Dynamic Random Access Memory (DRAM), announced today that it has developed a top-tier power efficient 1 Gigabit DDR3 SDRAM, which is capable of operating at an ultra-fast speed of 2 Gigabits per second (Gbps). By reducing power consumption to around the lowest possible level the new high-performance environmentally friendly DRAM marks an important milestone in Elpida's aggressive development of eco-products.
Novel memory device is set to rival transistor-switched silicon-based memory
Working with an international group of researchers, Professor Gehan Amaratunga has produced a novel memory device which is set to rival transistor-switched silicon-based memory.
Researchers Prove Existence of New Basic Element for Electronic Circuits -- 'Memristor'
HP today announced that researchers from HP Labs have proven the existence of what had previously been only theorized as the fourth fundamental circuit element in electrical engineering.
Toshiba develops the world's fastest speed embedded DRAM technology
Toshiba Corporation today announced that it has realized the world's fastest circuit technology for embedded DRAM for System LSI, achieving a speed of 833MHz at 32Mb density. The technology will be applied to graphic processing LSI. The technology was today introduced at the ISSCC (International Solid State Circuits Conference), held at San Francisco CA from February 3rd.
Toshiba Launches High Performance Solid State Drives With MLC NAND Flash Memory
Toshiba Corp. today announced their entry into the emerging market for NAND-flash-based solid-state drives (SSDs) with a series of products featuring multi-level cell (MLC) NAND flash memory.
Elpida Develops a 65nm-Process 1-Gigabit DDR2 SDRAM, World's Smallest Chip
Elpida Memory, Japan's leading global supplier of Dynamic Random Access Memory (DRAM), announced today that it has completed development of a 1-Gigabit DDR2 SDRAM based on new 65nm process technology. The 65nm process allows Elpida to create the world's smallest chip products.
Elpida Introduces the World's Fastest DRAM Based on the Rambus XDR Memory Architecture
Elpida Memory, Japan's leading global supplier of Dynamic Random Access Memory (DRAM) and Rambus Inc., one of the world's premier technology licensing companies specializing in high-speed chip architectures, today introduced the industry's fastest DRAM, the 512 Megabit (Mb), 4.8GHz XDR DRAM, based on Rambus' XDR memory architecture.
Toshiba to demonstrate prototype of new 'SpursEngine' processor
Toshiba Corporation today announced development of the "SpursEngine", a high-performance stream processor integrating Synergistic Processing Element (SPE) cores derived from the Cell Broadband Engine (Cell/B.E.). The SpursEngine is expressly designed to bring the powerful capabilities of the Cell/B.E. technology to consumer electronics, and to take video processing in digital consumer products to new levels of realism and image quality.
