Infineon Technologies AG presented a highly manufacturable 70nm process technology for future DRAM generations that is based on deep trench (DT) cells on 300mm wafers at the 2004 IEEE International Electron Devices Meeting (IEDM) in San Francisco (December 13 - 15, 2004). Around 25 per cent of the worldwide DRAM production today is based on trench technology. In the paper, Infineon shows the full integration scheme and the major technology features which include for the first time high-k dielectric material in a trench based DRAM manufacturing process. The results of the Infineon 70nm DRAM program represent a technological breakthrough and show the scalability of trench technology.
Infineon expects to translate the technological breakthrough in 70nm process technology into an increase of the productivity of DRAM manufacturing on 300mm wafers and its DRAM output. Smaller process structures allow a reduction in the chip size by about 30 per cent and thus increase chip output per wafer. According to the latest Gartner Dataquest forecast worldwide DRAM bit demand is expected to rise with an average growth rate of 51 per cent from 2003 to 2008, targeting a vast variety of applications from computing to data storage and consumer electronics.
The 70nm trench technology demonstrated by Infineon deploys for the first time high-k dielectric material (Al2O3) in a trench capacitor. The usage of high-k material between capacitor plates enhances the capacitance significantly and thus allows the manufacturing of smaller capacitors. In addition, a number of technological innovations were incorporated which have already been successfully deployed in fully functional memory components manufactured in 90nm trench based DRAM technology. These innovations include a new symmetrical ‘checkerboard’ (CKB) cell layout beneficial for lithography and high aspect ratio etch processes.
A further enhancement of the capacitance is achieved by the introduction of hemispherical silicon grains (HSG) combined with the use of a bottle-shaped trench, both increasing the surface area of the trench capacitor and thus the capacitance of the trench storage capacitor.
DRAM technology faces enormous challenges when reducing the memory cell geometries as the substrate doping level has to be increased to overcome short channel effects. On the other hand, data retention is strongly impacted by the electric field across the device junction connected to the DRAM storage capacitor. The dependence of data retention time on increasing electric field is widely reported and basically originates from increasing junction leakage with higher doping concentration. Various solutions have been proposed, including vertical access transistors in deep trench technology or recessed devices in stack capacitor technology. The basic idea behind these concepts is to increase the array transistor channel length by extending it into the silicon surface. This enables lower doping concentrations at the expense, however, of the device drive current.
Compared to other approaches, the scalability of the new DRAM cell developed by Infineon is based on a highly asymmetric, inhomogeneous doping profile along the channel. With this concept the Infineon researchers are able to further shrink the planar DRAM cell device and to maintain a significant advantage with respect to device drive current. Another key element for maintaining the DRAM data retention time is to compensate the loss of storage capacitance caused by rapid decrease of the feature size. In deep trench technology very large aspect ratios (depth versus width of trench) of more than 70:1 are achieved which allow realisation of sufficient capacitances in spite of smaller process structures.
Infineon is currently running most of its DRAM production on 110nm process technology, based on a trench capacitor cell exhibiting the best area efficiency in the DRAM industry. This area efficiency advantage translates into comparably small die sizes and a high number of chips per processed wafer and consequently reduced production costs.
The paper presented at IEDM is based on the joint development work of Infineon Technologies AG and Nanya Technology Corporation covering 90nm and 70nm DRAM development by the Infineon Nanya Trench Alliance (INTA) / Germany. The work for the paper was partially supported by the EPRE fund of the European Community and by funding of the State Saxony of the Federal Republic of Germany.
Related stories:
UMC's Embedded DRAM, URAM Proven in 65nm Customer Silicon
UMC, a leading global semiconductor foundry, today announced that it has produced functional 65nm customer products incorporating URAM, the company's patented embedded DRAM (eDRAM) technology.
Trenches create memory space
The requirements are tightening up. Computers are having to become more and more efficient. A new technology boosts memory capacity: etching the silicon wafer creates deep trenches that increase its capacity to store data.
Infineon Announces High-Speed and High-Density DDR2 Memory Modules for High-Performance Computing Products
Infineon Technologies AG today announced new high-speed DDR2 modules for high-end desktops and servers:
-- Selected as Preferred Supplier by Asus for DDR2-800 unbuffered DIMMs
-- Customized 8GB (Gigabyte) DDR2-400 Tall registered DIMMs based on dual-die technology
Infineon Demonstrated New Tunneling FET Enabling Scalable Ultra-Low Voltage Processes in Standard Silicon Technology
Infineon Demonstrated New Tunneling Field Effect Transistors Enabling Scalable Ultra-Low Voltage Processes in Standard Silicon Technology
At the 2004 IEEE International Electron Devices Meeting (IEDM) in San Francisco (December 13 – 15, 2004) scientists from Infineon Technologies AG introduced several papers representing outstanding achievements each. Together with the Technical University of Munich the company presented a new scalable transistor concept enabling low voltage digital and analog circuits. For the first time ever, complementary Tunneling Field Effect Transistors (TFETs) are fabricated in a standard silicon process with good performance for static and dynamic parameters.
Inotera announces the successful pilot run of its 300 mm production facility
Inotera Memories, Inc., a joint venture by Infineon Technologies AG and Nanya Technology Corporation, announced the successful completion of its first pilot lot of 300mm (12-inch) wafers based on 110nm DRAM trench technology. The first product manufactured at Inotera’s fab is an Infineon-designed 256Mbit DDR SDRAM. Additional DRAM products are planned to follow later this year.
Memory chip makers still hurting from supply glut
While chip companies are getting a much-needed boost from stable demand for consumer tech products, the glut in memory products continues to hurt many of them, analysts say.
Fujitsu Microelectronics, Taiwan's Nanya settle patent disputes
Fujitsu Microelectronics Ltd. of Japan and Nanya Technology Corp. of Taiwan said Tuesday have agreed to settle their patent disputes.
Samsung Introduces High-performance, Low-density, SATA II SSDs
Samsung Electronics announced today that it has begun sampling low-density, higher-performance solid state drives (SSDs) that are only 30 percent of the size of 2.5-inch SSDs and highly cost-efficient to manufacture. With the introduction of these smaller, low-capacity SSDs, Samsung now offers an attractive replacement for existing hard drives used in low-cost PCs. Available in densities of 8GB, 16GB and 32GB, the new multi-level-cell SSDs will be mass produced beginning next month.