Xilinx Delivers Breakthrough Design Tool For High Performance Signal Processing With New System Generator For DSP v6.3I

"With each new generation of the System Generator tool, we've significantly enhanced design performance and productivity," said Omid Tahernia, vice president and general manager of the DSP Division at Xilinx. "The new tool, combined with the revolutionary DSP capability of the recently introduced Virtex-4 Platform FPGA family, takes the Xilinx XtremeDSP initiative to the next level and will drive FPGAs further into high performance DSP applications."

The System Generator v6.3i tool allows designers to take full advantage of the high performance features within the Virtex-4 Platform FPGA and the XtremeDSP Slice. Filters can be developed with speeds up to 500MHz at less than 1/10th the area than previous generation Xilinx FPGAs and at less than 1/7th the power in the signal processing chain. The tool is also bridging the DSP tools gap by providing a complete, front-to-back design flow that blend the benefits of C-based and HDL design methodology within a single solution. System Generator v6.3i combines the benefits of C-based tools such as edit, compile, debug and quick design iterations with the benefits of HDL tools to create compact, high performance and highly parallel architectures. This allows designers with little or no experience in HDL design techniques to work at a very high level and go from first thought to verified silicon within a matter of days, rather than weeks.

A unique hardware in the loop co-simulation feature allows designers to greatly accelerate simulation while simultaneously verifying the design in hardware. System Generator v 6.3i includes a new DMA burst mode feature that increases data flow between the tool and FPGA by over 100 times - allowing designers to run multiple iterations in the time it took to run a single design in previous generation tools. The tool is also tightly coupled with the company's recently introduced Embedded Development Kit (EDK) v.6.3i, enabling designers to target Xilinx hard and soft processors and external processors for control path development.

"The Xilinx Virtex-4 FPGA and System Generator for DSP tool are an extremely powerful combination for designers of high-performance signal processing systems," said Ken Karnofsky, marketing director for Signal Processing and Communications at The MathWorks. "System Generator's high-bandwidth, DMA burst mode capability improves
simulation time by over two orders of magnitude than previous generation tools."

System Generator for DSP Solution
System Generator automates the design, debug and deployment of FPGA-based processing systems with push-button performance. Systems architects, DSP engineers, and hardware designers can model complete DSP systems in an integrated system-level design environment. In addition to the industry's richest simulation libraries for high level modeling and automatic validation code generation, System Generator provides a high-speed HDL co-simulation interface to the ModelSim simulator from Model Technologies, Inc. Other unique capabilities include MATLAB m-code compilation, fast system-level resource estimation, and high-speed hardware co-simulation interfaces, both a generic JTAG interface and PCI-based co-simulation for FPGA hardware platforms.

Comprehensive DSP Cores Library
In related news, Xilinx today announced the immediate availability of a DSP core library for use with its Virtex-4 Platform FPGA family. Through high levels of parameterization, the core library leverages unique Xilinx silicon capabilities like SRL16s and the XtremeDSP Slice to yield the fastest and smallest implementations in the FPGA industry. The new cores include a DOCSIS ITU-T J.83 Annex A/C Modulator core for cable modem head-end equipment and an enhanced Digital up-Converter (DUC) core for wireless infrastructure. The cores enable customers to develop faster, lower-cost designs for multi-carrier, spread spectrum and narrow-band systems.

Microchip fingerprints used to lock out chip pirates
Pirated microchips -- chips stolen from legitimate factories or made from stolen blueprints -- account for billions of dollars in annual losses to chipmakers.
NIST imaging system maps nanomechanical properties
The National Institute of Standards and Technology has developed an imaging system that quickly maps the mechanical properties of materials—how stiff or stretchy they are, for example—at scales on the order of billionths of a meter. The new tool can be a cost-effective way to design and characterize mixed nanoscale materials such as composites or thin-film structures.
Rice's single-pixel camera takes high-res images
For all their ease and convenience, there are few things more wasteful than digital cameras. They're loaded with pricy microprocessors that chew through batteries at a breakneck pace, crunching millions of numbers per second in order to throw out up to 99 percent of the information flowing through the lens.
GA Tech develops ultra-efficient embedded architectures based on probabilistic technology
Researchers at the Georgia Institute of Technology announce energy savings by a factor of more than 500 in simulations with their ultra energy efficient embedded architecture based on Probabilistic CMOS (PCMOS).
Infineon Successfully Produced First 65nm Samples in Multiple Fabs
Infineon Technologies AG has produced first sample chips in its advanced 65nm low-power and high-performance CMOS platform technology. Infineon leveraged the results of the industry leading 65nm/45nm alliance composed of IBM, Chartered, Infineon, and Samsung (ICIS).
Maintaining Low Power Consumption on Chips is critical to Drive Wireless Internet on a Chip Technology
The challenge for wireless device manufacturers lies in developing handheld devices that offer an array of services while maintaining power-efficiency and offering high-performance.
IMEC reports breakthrough power efficiency and performance of coarse-grain processor
IMEC’s novel coarse-grain processor, ADRES, meets requirements of design-time and runtime reconfigurability for supporting a broad range of embedded applications. ADRES beats the performance of state-of-the-art DSP processors, while offering the same flexibility and having the power efficiency of state-of-the-art ASIPs. The core can also be used in a multi-core context for high-performance applications.
California Researchers Offer Open-Source Platform To Speed Wireless Development
In a bid to speed development of new wireless protocols and networking standards, the California Institute for Telecommunications and Information Technology (Calit2) at UCSD has begun distributing for alpha testing a hardware-and-software platform for wireless research and development. Called CalRadio 1.0, the open-source device gives academic and corporate researchers unprecedented freedom to develop new radio frequency (RF) solutions.

Xilinx Delivers Breakthrough Design Tool For High Performance Signal Processing With New System Generator For DSP v6.3I

Related stories:

News discussion: