Taiwan Semiconductor Manufacturing Company, Ltd. today announced the foundry industry’s first functional 65nm embedded DRAM customer product. The product contains millions of DRAM bits and was silicon verified first time right.
TSMC’s 65nm embedded DRAM process and IP provide a higher bandwidth, lower power consumption, and a close to 50% smaller cell and macro size than previous high density memory generations.
The 65nm embedded DRAM’s higher bandwidth is ideal for game console, high-end networking, digital consumer, and multimedia processors. It consumes less active and stand-by power than alternative high density memory technology while eliminating the need to power up I/Os.
TSMC 65nm embedded DRAM’s flexibility supports product designs that feature a smaller form factor by enabling both logic and memory functions to be built on a single device thus saving board space and enhancing systems reliability.
TSMC 65nm embedded DRAM uses a low thermal budget module that can be added to the company’s standard CMOS process. It is compatible with all 65nm logic libraries making it an efficient process for IP reuse. The embedded DRAM design features improved retention time and special power saving options for low power applications including sleep mode, partial power cut-off and on-chip temperature compensation.
The 65nm embedded DRAM process is built on up to 10 metal layers using copper low-k interconnect and nickel silicide transistor interconnect. It features a cell size less than a quarter of its SRAM counterpart, and macro densities ranging from 4Mbits to 256Mbits.
Both the 65nm embedded DRAM and IP are supported by TSMC’s Design Support Ecosystem featuring DFM-compliant 65nm products and services; by TSMC’s Reference Flow 7.0 design methodology; and by a variety of process-proven TSMC and third party IP and libraries including SRAM compilers, I/Os and standard cell libraries.
"NVIDIA is pleased to have collaborated with TSMC on their new 65nm embedded DRAM process, which has proven to be an excellent platform for our latest handheld GPU product," said Michael Rayfield, general manager of the handheld division of NVIDIA Corporation. "The efficiencies of the embedded DRAM process allowed us to raise the bar for features found in mainstream cell phones."
Source: TSMC
Related stories:
UMC's Embedded DRAM, URAM Proven in 65nm Customer Silicon
UMC, a leading global semiconductor foundry, today announced that it has produced functional 65nm customer products incorporating URAM, the company's patented embedded DRAM (eDRAM) technology.
Toshiba develops the world's fastest speed embedded DRAM technology
Toshiba Corporation today announced that it has realized the world's fastest circuit technology for embedded DRAM for System LSI, achieving a speed of 833MHz at 32Mb density. The technology will be applied to graphic processing LSI. The technology was today introduced at the ISSCC (International Solid State Circuits Conference), held at San Francisco CA from February 3rd.
STMicroelectronics Unveils Advanced Non-Volatile Memory and Advanced CMOS Platform Developments
STMicroelectronics, one of the world's leading suppliers of semiconductor devices, will participate as presenter or co-author in fifteen papers at the IEDM 2004 (International Electron Devices Meeting) Conference, which takes place during December 13-15 in San Francisco, California. Eleven papers originating from Crolles, France, cover developments in leading-edge
CMOS technology, while four are devoted to advances in Non-Volatile Memory technology developed at ST's Central R&D facility in Agrate, Italy.
Philips highlights leading consumer-oriented semiconductor R&D at IEDM 2004
Record-breaking performance of 90-nm RF CMOS process takes advanced development to new levels
At this year's IEEE International Electron Devices Meeting (IEDM, San Francisco, USA, 13 - 15 December 2004), Philips' R&D scientists will be contributing to no less than 17 different papers on advanced semiconductor research and development. Detailing R&D carried out by Philips in collaboration with IMEC (Belgium) and the Crolles2 Alliance (a partnership between Philips, Freescale Semiconductor and STMicroelectronics) the majority of these papers cover CMOS process development at the 65-nm and 45-nm nodes, and record-breaking RF
CMOS performance at the 90-nm node. The primary focus for Philips is the development of advanced CMOS processes that are compatible with the high-volume low-cost manufacturing requirements of consumer-product applications.
Ultra-Fast Quantum-Dot Information Storage
The information-storage market is dominated by two main types: Flash memory, used in memory sticks and cell phones, and dynamic random access memory (DRAM), which is the main memory in a personal computer. Both types have their advantages and disadvantages, but a new type of memory, based on tiny atom clusters, called quantum dots, may soon displace both of them.
Intel Ships New Processors Based on 45-nanometer Process
Intel Corporation today announced expanded offerings for embedded market segments with new processors with extended, 7-year life cycle support, a new chipset and a carrier-grade server. The processors, based on Intel's high-k, metal gate transistor formula and manufactured on the company's 45-nanometer process, include the Quad-Core Intel Xeon processor 5400 Series and Dual-Core Intel Xeon processor 5200 Series.
Intel, STMicroelectronics Deliver Industry's First Phase Change Memory Prototypes
Intel Corporation and STMicroelectronics reached a key industry milestone today as they began shipping prototype samples of a future product using a new, innovative memory technology called Phase Change Memory (PCM). The prototypes are the first functional silicon to be delivered to customers for evaluation, bringing the technology one step closer to adoption.
Toshiba Launches High Performance Solid State Drives With MLC NAND Flash Memory
Toshiba Corp. today announced their entry into the emerging market for NAND-flash-based solid-state drives (SSDs) with a series of products featuring multi-level cell (MLC) NAND flash memory.