IMEC reports major progress in EUV

IMEC reports functional 0.186µm2 32nm SRAM cells made with FinFETs from which the contact layer was successfully printed using ASML’s full field extreme ultraviolet (EUV) Alpha Demo Tool (ADT). Applied Materials, using its most advanced deposition systems, was key to fabricating the ultra-small circuit structures. IMEC also completed the integration and site acceptance test of the EUV ADT in its 300mm clean room.

Stimulated by these milestones and with a concerted effort from all those involved in EUV research, IMEC is committed to rapidly advancing EUV for the 22nm node.
To accelerate the learning on EUV patterning, IMEC decided to integrate the EUV contact photo in its 32nm SRAM vehicle. Using EUV lithography, a direct patterning approach of contact holes is proven to be feasible for integration in a 32nm technology. And the significant extendibility of EUV lithography shows promise to replace 193nm lithography for the 22nm node and beyond.

For the front-end-of-line process, IMEC used its high-k/metal-gate FinFET platform, capable of delivering SRAM cells with sizes below 0.1µm² suitable for the 22nm node. The FinFETs consist of HfO2 as dielectric and TiN as metal gate and NiPt silicide for the source/drain. The critical FinFET layers were printed using ASML’s 1700i and 1900i immersion lithography tools. The metallization of the 50nm contact holes was realized using Applied Materials most advanced contact processing modules for inter layer barrier Ti and TiN, tungsten fill and chemical mechanical polishing. .

IMEC also successfully completed the integration and site acceptance tests of the EUV ADT in its 300mm research facility. This paves the way for IMEC and its partners to fully deploy the tool and examine solutions for the 22nm node. The EUV ADT will be used in IMEC’s industrial affiliation program to identify the key critical issues for EUV lithography and to propose solutions. This research will include (1) testing and benchmarking EUV resists using the full-field exposure tool; (2) integrating EUV lithography in a full CMOS process focusing on the 22nm technology node; (3) evaluating and improving the worldwide efforts on mask technology and (4) assessing the performance and stability of the EUV ADT. .

IMEC’s core partners are being offered the opportunity to use the ADT for dedicated exposures, bringing in their own proprietary wafers and EUV reticles. .

"Although several critical issues still need to be solved, the acceptance of the ADT and successful fabrication of 32nm SRAM using EUV are important milestones in the development of EUV technology, which is considered the technology for the 22nm half pitch insertion;"said Luc Van den hove, Chief Operating Officer at IMEC. "Key to the success of our research is the presence of leading tool suppliers with their latest tools on-site, collaborative research between local staff and on-site residents from IDMs, foundries, equipment and material suppliers. Such collaborations are indispensable for the semiconductor industry to keep Moore’s momentum." .

These results were obtained in collaboration with IMEC’s sub-32nm CMOS partners including Intel, Micron, Panasonic, Qimonda, Samsung, TSMC, NXP, Elpida, Hynix, Powerchip, Infineon, TI, ST Microelectronics.

Provided by: IMEC

Related stories:

Hynix joins IMEC's (sub-)32nm CMOS research platform
Hynix Semiconductor has entered into a strategic partnership with IMEC, Europe’s leading independent nanoelectronics research center, to perform research and development for the (sub)-32nm memory process generations.
IMEC demonstrates feasibility of double patterning immersion litho for 32nm node
IMEC showed in collaboration with ASML the potential of double patterning 193nm immersion lithography at 1.2NA for 32nm node Flash and logic.
ASML Impacts Industry Roadmap with Immersion and EUV Achievements for 45 nm and Beyond
ASML Holding NV today announced significant progress towards development of both high NA immersion and Extreme Ultra Violet (EUV) lithography technology: two critical elements of the semiconductor industry’s ability to continue its historical trend of packing more power onto silicon chips.
NIST assists in solar stake-out to improve space weather forecasts
The sun is about to undergo unremitting scrutiny. About six times each minute of every hour for at least five years, a soon-to-be launched NASA satellite will measure the sun's quirky—and sometimes stormy—output of extreme ultraviolet (EUV) light. To ensure that this solar stake-out yields data useful for understanding the weather in space and its earthly consequences, researchers at the National Institute of Standards and Technology are helping a NASA team prepare for annual rocket-borne check-ups of key instruments aboard the Solar Dynamics Observatory (SDO).
Researchers Create Enhanced Light Sources For Lithography
A breakthrough discovery at UC San Diego may help aid the semiconductor industry’s quest to squeeze more information on chips to accelerate the performance of electronic devices. So far, the semiconductor industry has been successful in its consistent efforts to reduce feature size on a chip. Smaller features mean denser packing of transistors, which leads to more powerful computers, more memory, and hopefully lower costs.
Exposing the Sensitivity of Extreme Ultraviolet Photoresists
Researchers at the National Institute of Standards and Technology (NIST) have confirmed that the photoresists used in next-generation semiconductor manufacturing processes now under development are twice as sensitive as previously believed. This finding, announced at a workshop last month,* has attracted considerable interest because of its implications for future manufacturing. If the photoresists are twice as sensitive as previously thought, then they are close to having the sensitivity required for high volume manufacturing, but the flip side is that the extreme ultraviolet optical systems in the demonstration tools currently being used are only about half as effective as believed.


Low-cost EUV satellite shut down
University of California, Berkeley, scientists quietly switched off one of the campus's working satellites last month, ending a 10-year series of ups and downs for NASA's first and only low-cost, university-class Explorer spacecraft.
CU-Boulder team to build $34 million instrument package for environmental satellite
A $34 million solar instrument package to be built by the University of Colorado at Boulder, considered a crucial tool to help monitor global climate change, has been restored to a U.S. government satellite mission slated for launch in 2013.

News discussion:

Technology news