Intel Corporation today revealed two significant milestones in the development of
extreme-ultraviolet (EUV) lithography, a technology for making future microprocessors. The company installed the world's first commercial
EUV lithography tool and set up an EUV mask pilot line, marking the move of this technology out of research and into the development phase.
Lithography is the technology used to print circuits onto computer chips. In order to pack more and more transistors onto a chip, semiconductor manufacturers must print ever-smaller features. EUV lithography is being developed because current chip-printing technology is expected to reach its limits in the next few years. Intel is targeting this technology for high- volume manufacturing in 2009.
The EUV Micro Exposure Tool (MET) and the establishment of an EUV mask pilot line using the world's first EUV mask making tools will let Intel print circuits with feature sizes as small as 30 nanometers (nm), in preparation for the 15 nm resolution that will be required when EUV lithography goes into production. By contrast, the smallest feature size being printed today in Intel's manufacturing facilities measures 50 nm.
"We are making progress toward implementing EUV lithography technology in manufacturing with the 32nm process in 2009," said Ken David, director of components research for Intel's Technology and Manufacturing Group. "This technology will help us continue to deliver the benefits of Moore's Law into the next decade."
Similar to a painter who needs a tiny brush to paint fine lines, the semiconductor industry must use increasingly shorter wavelengths of light to print smaller circuits on a chip. Today's optical lithography uses larger wavelengths that are not able to print the tiny features that will be required in the next few years as transistors and other circuit elements shrink in size. Since EUV lithography uses light with a wavelength of only 13.5 nm, versus the 193 nm light of today, it could become vital in the manufacturing of future chips, though some challenges still remain in the development of the technology.
Intel will use the MET to address two of the key challenges in the development of EUV lithography: the development of the photoresist, an important chemical mixture used in printing chips; and the impact of imperfections on the mask that includes the circuit pattern to be printed on the wafer. The MET will also allow Intel to focus on optimizing the variables that are required for printing the tiny features required in a high-volume manufacturing setting.
In addition to the installation of the MET, Intel successfully set up an EUV mask pilot line, the foundation needed for future mask production, which Intel intends to do internally. The pilot line builds in EUV-specific modules into Intel's existing in-house mask production process and includes the world's first commercial EUV mask making tools.
While the MET and EUV mask pilot line mark significant milestones, Intel continues to actively invest in and work with the industry on the development of the necessary infrastructure and additional tools to ensure that EUV lithography is ready for manufacturing in 2009. Strategic investments in research and development and joint development programs with such companies as Cymer, Media Lario and NaWoTec continue to move forward the development of EUV lithography.
The original press release can be found
here.
Related stories:
IMEC reports major progress in EUV
IMEC reports functional 0.186µm2 32nm SRAM cells made with FinFETs from which the contact layer was successfully printed using ASML’s full field extreme ultraviolet (EUV) Alpha Demo Tool (ADT). Applied Materials, using its most advanced deposition systems, was key to fabricating the ultra-small circuit structures. IMEC also completed the integration and site acceptance test of the EUV ADT in its 300mm clean room.
Researchers Create Enhanced Light Sources For Lithography
A breakthrough discovery at UC San Diego may help aid the semiconductor industry’s quest to squeeze more information on chips to accelerate the performance of electronic devices. So far, the semiconductor industry has been successful in its consistent efforts to reduce feature size on a chip. Smaller features mean denser packing of transistors, which leads to more powerful computers, more memory, and hopefully lower costs.
SEMATECH Achieves Single Digit EUV Mask Blank Defect Goal
Technologists at SEMATECH have successfully demonstrated world-class results in low defect density for mask blanks used in extreme ultraviolet lithography (EUVL)—pushing the technology another significant step toward readiness for advanced manufacturing.
ASML Impacts Industry Roadmap with Immersion and EUV Achievements for 45 nm and Beyond
ASML Holding NV today announced significant progress towards development of both high NA immersion and Extreme Ultra Violet (EUV) lithography technology: two critical elements of the semiconductor industry’s ability to continue its historical trend of packing more power onto silicon chips.
Intel, Corning to Develop Extreme Ultraviolet Photomask Substrates for 32nm Node
Intel Corporation and Corning Incorporated have entered into an agreement to develop ultra low thermal expansion ULE glass photomask substrates required for Extreme Ultraviolet (EUV)
lithography technology. These substrates are needed to develop low defect EUV photomasks to enable 32nm node high-volume production using EUV lithography.
Albany NanoTech Enhances State-of-the Art Lithography Research with New EUV Source from Energetiq
Albany NanoTech, a leading global center for nanotechnology research, development and deployment, today announced the delivery of a new state of the art tool for extreme ultraviolet (EUV) lithography research, built by Energetiq Technology, Inc., a developer and manufacturer of advanced short wavelength light products for use in high technology applications.
SEMATECH Identifies Top Technical Challenges for 2006; Adds Transistor Scaling
SEMATECH today announced its Top Technical Challenges for 2006, continuing to underscore advanced gate stack, 193 nm immersion and EUV lithography, mask infrastructure, and low-k dielectrics with process compatibility. Consortium leaders also placed planar bulk transistor scaling on the list for the first time.
SEMATECH Meeting Identifies Challenges to Maturing Maskless Lithography
Guided by input from more than 100 industry professionals, a SEMATECH-led steering committee has ranked the critical issues for bringing maskless
lithography (ML2) from R&D concepts to limited commercial production, possibly within the decade.