Semiconductor giants Micron and Intel said Tuesday they were sampling the first NAND flash memory chips built on 50-nanometer processing technology.
The samples come from their companies' IM Flash Technologies joint venture and have a capacity of 4 gigabits.
Such 50 nm devices are expected to play a key role in new-generation consumer electronics and personal computers. The two companies said the NAND (Not AND) chip-market segment will be worth as much as $309 billion by the end of the decade.
"Our entry into the NAND flash business has been an incredibly fast ramp," said Intel Vice President Brian Harrison. "We're seeing very high demand across multiple flash densities. Working with Micron, we are poised to transition quickly to the 50 nm process technology and beyond."
Copyright 2006 by United Press International
Related stories:
Memory chip makers still hurting from supply glut
While chip companies are getting a much-needed boost from stable demand for consumer tech products, the glut in memory products continues to hurt many of them, analysts say.
Intel, Micron First to Deliver Sub-40 Nanometer NAND Flash Memory Device
Today Intel Corporation and Micron Technology, Inc. introduced the industry's first sub-40 nanometer NAND memory device, unveiling a 34nm 32 gigabit multi-level cell chip. This process technology was jointly developed by Intel and Micron and manufactured by the companies' NAND flash joint venture, IM Flash Technologies (IMFT).
Intel, Micron Develop World's Fastest NAND Flash Memory with 5X Faster Performance
Intel and Micron Technology unveiled a high speed NAND flash memory technology that can greatly enhance the access and transfer of data in devices that use silicon for storage. The new technology – developed jointly by Intel and Micron and manufactured by the companies' NAND flash joint venture, IM Flash Technologies (IMFT) – is five times faster than conventional NAND, allowing data to be transferred in a fraction of the time for computing, video, photography and other computing applications.
Samsung Electronics Develops New, Highly Efficient Stacking Process for DRAM
Samsung Electronics today announced that it has developed the first all-DRAM stacked memory package using 'through silicon via' (TSV) technology, which will soon result in memory packages that are faster, smaller and consume less power.
Intel, Micron Sampling Industry-Leading Multi-Level Cell NAND Flash Memory
Intel Corporation and Micron Technology, Inc., today announced they are sampling industry-leading 50 nanometer multi-level cell (MLC) NAND flash memory manufactured by their NAND flash memory joint venture, IM Flash Technologies.
Samsung Develops New, Highly Efficient Stacking Process for DRAM
Samsung Electronics today announced that it has developed the first all-DRAM stacked memory package using ‘through silicon via’ (TSV) technology, which will soon result in memory packages that are faster, smaller and consume less power.
Samsung Develops 3D Memory Package that Greatly Improves Performance Using Less Space
Samsung Electronics announced today that it has developed a small-footprint, wafer-level processed stack package (WSP) of high density memory chips using 'through silicon via' (TSV) interconnection technology. WSP actually reduces the physical size of a stacked set of semiconductor chips, while greatly improving overall performance. Widely seen as the next generation in package technologies, WSP can be applied to all types of hybrid packages, including memory and processors, to deliver higher speed and higher density with minimum use of chip space.
Korean DRAM finds itself shut out of Japan
Japan may claim that the countervailing duty it slaps against Korean DRAM chip maker Hynix from today is just a protest against unfair trade practices and to curb dumping, but there's a widespread belief that the country has an ulterior motive behind this move.