[Home]
[Full version]
Intel, Micron Sampling Industry-Leading Multi-Level Cell NAND Flash Memory
Apr 25 ,Electronic Devices
Intel Corporation and Micron Technology, Inc., today announced they are sampling industry-leading 50 nanometer multi-level cell (MLC) NAND flash memory manufactured by their NAND flash memory joint venture, IM Flash Technologies.
The new MLC NAND flash memory components feature a world-class die and cell size ideally suited for use in today's computing and consumer electronics devices that are increasingly smaller and more efficient themselves. The 50nm MLC technology, sampling at a 16 gigabit (Gb) die density, complements the previously announced 50nm single-level cell (SLC) products that the companies are shipping today at a 4 Gb die density.
The new MLC NAND product caps a year of productive activity in which Intel and Micron have aggressively ramped a state-of-the-art 300 millimeter (mm) flash manufacturing factory network and are in the midst of developing sub-40nm NAND flash memory products.
"In only one year, Micron and Intel have developed the industry's leading NAND flash memory MLC product and aggressively ramped a factory network that is delivering today for our customers," said Micron Chief Operating Officer Mark Durcan. "We're proud of the accomplishments we're achieving with Intel, and we look forward to more milestones in the next year."
"The progress of our joint venture with Micron to develop industry-leading architecture has surpassed our expectations during this first year,” said Randy Wilhelm, Intel vice president and general manager, NAND Products Group. "Intel and Micron were the first in the industry to introduce 50nm SLC NAND samples last July, and developing the industry's most advanced 50nm MLC architecture is a further proof point to the strength of this development and manufacturing relationship."
Along with producing NAND flash out of Micron facilities in Boise, Idaho, and Manassas, Va., the IM Flash joint venture has also been manufacturing wafers since February at a 300mm facility in Lehi, Utah, that is completely dedicated to the joint venture. Additionally, the companies are moving forward on plans to bring a new IM Flash manufacturing facility to Singapore with their recently announced Singapore partnership.
Source: Intel
Related stories:
Micron Tech cuts global work force by 15 percent
(AP) -- Micron Technology Inc. will close a factory and cut about 15 percent of its work force around the world as part of a restructuring of its computer memory chip operations.
Memory chip makers still hurting from supply glut
While chip companies are getting a much-needed boost from stable demand for consumer tech products, the glut in memory products continues to hurt many of them, analysts say.
Intel, Micron First to Deliver Sub-40 Nanometer NAND Flash Memory Device
Today Intel Corporation and Micron Technology, Inc. introduced the industry's first sub-40 nanometer NAND memory device, unveiling a 34nm 32 gigabit multi-level cell chip. This process technology was jointly developed by Intel and Micron and manufactured by the companies' NAND flash joint venture, IM Flash Technologies (IMFT).
Intel, Micron Develop World's Fastest NAND Flash Memory with 5X Faster Performance
Intel and Micron Technology unveiled a high speed NAND flash memory technology that can greatly enhance the access and transfer of data in devices that use silicon for storage. The new technology – developed jointly by Intel and Micron and manufactured by the companies' NAND flash joint venture, IM Flash Technologies (IMFT) – is five times faster than conventional NAND, allowing data to be transferred in a fraction of the time for computing, video, photography and other computing applications.
Samsung Electronics Develops New, Highly Efficient Stacking Process for DRAM
Samsung Electronics today announced that it has developed the first all-DRAM stacked memory package using 'through silicon via' (TSV) technology, which will soon result in memory packages that are faster, smaller and consume less power.
Samsung Develops New, Highly Efficient Stacking Process for DRAM
Samsung Electronics today announced that it has developed the first all-DRAM stacked memory package using ‘through silicon via’ (TSV) technology, which will soon result in memory packages that are faster, smaller and consume less power.
Micron, Intel try out 50 nm NAND memory
Semiconductor giants Micron and Intel said Tuesday they were sampling the first NAND flash memory chips built on 50-nanometer processing technology.
Samsung Develops 3D Memory Package that Greatly Improves Performance Using Less Space
Samsung Electronics announced today that it has developed a small-footprint, wafer-level processed stack package (WSP) of high density memory chips using 'through silicon via' (TSV) interconnection technology. WSP actually reduces the physical size of a stacked set of semiconductor chips, while greatly improving overall performance. Widely seen as the next generation in package technologies, WSP can be applied to all types of hybrid packages, including memory and processors, to deliver higher speed and higher density with minimum use of chip space.
[Home]
[Full version]