TSMC Qualifies Applied Materials' Gate Stack System for Its Leading-Edge 65nm Transistor Processes

Applied Materials, Inc. announced today that Taiwan Semiconductor Manufacturing Co. (TSMC) has qualified the Applied Centura Gate Stack system with DPN (decoupled plasma nitridation) technology for all of its 65nm-generation transistor fabrication processes. This advanced technology enabled TSMC to achieve their 65nm equivalent oxide thickness (EOT) scaling targets while increasing device speed.

Dr. Mong-Song Liang, senior director, Advanced Modules Technology Division, R&D, of TSMC, said, "Applied's single-wafer gate stack system has played a significant role in TSMC's leadership in advanced transistor fabrication. The gate stack system with Applied's DPN technology has helped us scale our transistors and extend oxynitride gate dielectrics to the 65nm generation, for both high performance and low-power applications, with the productivity needed for volume production. By combining Applied Materials' hardware and process technology expertise with TSMC's integration and manufacturing know-how, we were able to accelerate the implementation of this advanced gate stack technology, demonstrating the value of our strong relationship with Applied."

The Applied Gate Stack system provides excellent film interface control by integrating DPN, Radiance RTP, In Situ Steam Generation (ISSG) oxidation and polysilicon deposition processes on the Centura platform. TSMC already uses the 300mm Applied Centura Gate Stack system in its fabs, where its advanced single-wafer technology and multi-process integration capabilities have made it tool of record for transistor manufacturing. Unlike other gate oxynitride techniques, Applied's DPN technology uses an advanced plasma source to create a low-energy plasma, which results in precise nitrogen profile control.

"TSMC is a world leader in high-performance transistor fabrication, and we are delighted to contribute to their extension of oxynitride gate dielectric technology to 65nm," said Dr. Randhir Thakur, group vice president and general manager of Applied Materials' Front End Products group. "Our unique, fully integrated approach to gate stack fabrication provides optimum drive current and minimum gate leakage and allows additional generations of scaling over other technologies. The Gate Stack system is part of our suite of RunFastStayCool solutions for boosting device performance in next-generation transistors."

Related stories:

IMEC increases performance of high-k metal gate planar CMOS and FinFETs
At today’s IEEE International Electron Devices Meeting, IMEC reports significant progress in improving the performance of planar CMOS using hafnium-based high-k dielectrics and tantalum-carbide metal gates targeting the 32nm CMOS node.
Sematech Reveals Details on Practical High-K Metal Gate Systems for 45nm And Beyond
Building on their successful CMOS solution for gate‑first, thermally stable, high-k dual metal gates, SEMATECH researchers have released further data that portends a new era in which future transistor scaling is dominated by heterogeneous integration of new materials onto silicon.
IMEC advancing state-of-the-art in FinFETs
At this week’s VLSI Symposium, IMEC presents significant progress in the manufacturability, circuit performance and reliability of FinFETs. The results advance FinFET process technology towards being a candidate for the 32nm node and beyond.
Toshiba Develops New NAND Flash Technology
Toshiba Corporation today announced a new three dimensional memory cell array structure that enhances cell density and data capacity without relying on advances in process technology, and with minimal increase in the chip die size. In the new structure, pillars of stacked memory elements pass vertically through multi-stacked layers of electrode material and utilize shared peripheral circuits. The innovative design is a potential candidate technology for meeting future demand for higher density NAND flash memory.
NEC Develops Highly-Reliable Metal/High-K Gate Stack Transistor
NEC Corporation (NEC) today announced the joint development of a new technology for realizing low-power and high-performance SOC devices of technology nodes of 65 nm, 45 nm and beyond. The developed technology enables fabrication of a highly reliable metal/high-k gate transistor utilizing a simple method.
Engineers Identify Materials for nMOS Metal Gate Electrodes
Sematech engineers have identified metal electrode materials that can be used to build reliable nMOS transistors with high‑k dielectric – a major milestone in the quest to fabricate working CMOS devices using metal gate and high-k dielectric stacks.
Sematech to Investigate Alternate Channel Materials for Advanced Microchips
Pushed by the scaling limits of silicon-based devices, Sematech engineers have launched a project to investigate alternative materials to Si in MOSFET channels, the critical pathways that allow electrical signals to flow across transistors.
Fujitsu Introduces World-class 65-Nanometer Process Technology for Advanced Server, Mobile Applications
Fujitsu Microelectronics America, Inc. today announced the availability of its 65-nanometer CS200 and CS200A series for ASIC and COT customers. The CS200 and CS200A, which were built using Fujitsu's leading-edge 65nm CMOS technology, offer the next step for SoC designers seeking improved performance as well as low power consumption.

News discussion:

Technology news