AMD, Partners Produce Test Chip Using EUV Lithography

AMD, working together with its research partner, IBM, announced it has produced a working test chip utilizing Extreme Ultra-Violet (EUV) lithography for the critical first layer of metal connections across the entire chip.

Previous projects utilizing EUV to produce working chip components were only “narrow field”, covering just a very small portion of the design. The work of AMD, IBM, and their partners at the UAlbany NanoCollege’s Albany NanoTech Complex, will be presented by Dr. Bruno La Fontaine of AMD at the premier lithography conference in the industry on Tuesday. The paper will show successful integration of “full-field” EUV lithography into the fabrication process across an entire 22 mm x 33 mm AMD 45 nm node test chip.

“This important demonstration of EUV lithography’s potential to be used in semiconductor manufacturing in the coming years is encouraging to all of us in the industry that benefit from chip feature sizes shrinking over time,” said La Fontaine. “Although there is still a lot of work to be done before the industry can use EUV lithography in high volume production, AMD has shown it can be integrated successfully in a semiconductor fabrication flow to produce the first layer of metal interconnects across a full chip.”

“Collaborative research is essential to enabling advancements in semiconductor research,” said David Medeiros, manager of Patterning Research for IBM in Albany, NY. “Our partnerships at the Albany facility are allowing for assessment of the various aspects of the EUV infrastructure in an integrated way, and will be the true test of this technology’s readiness for manufacturing.”

Lithography is how highly complex chip designs with millions of transistors, like microprocessors, are transferred onto the silicon wafer for the many layers required to build a chip. As chip designers continue to add functions and increase the performance of their products, making the transistors smaller and smaller makes more transistors available within a given area. How small transistors and the metal lines that connect them can be made is directly related to the wavelength of light that is used to project a chip design onto a wafer. EUV lithography uses a wavelength of 13.5 nm, significantly shorter than today’s 193 nm lithography techniques, allowing the traditional scaling of chip feature sizes to continue.

The AMD test chip first went through processing at AMD’s Fab 36 in Dresden, Germany, using 193 nm immersion lithography, the most advanced lithography tools in high volume production today. The test chip wafers were then shipped to IBM’s Research Facility at the College of Nanoscale Science and Engineering (CNSE) in Albany, New York where AMD, IBM and their partners used an ASML EUV lithography scanner installed in Albany through a partnership with ASML, IBM and CNSE, to pattern the first layer of metal interconnects between the transistors built in Germany.

After patterning, etch and metal deposition processes, among others, the EUV device structures underwent electrical testing at AMD, with transistors showing characteristics very consistent with those of test chips built using only 193 nm immersion lithography. These wafers will receive additional metal interconnect layers using standard Fab processing so that large memory arrays can also be tested.

The next step in proving viability of the EUV lithography for production will be to apply it not only to metal interconnects but to all critical layers to show an entire working microprocessor can be made utilizing EUV lithography. EUV lithography will need to be fully qualified for production prior to 2016, when the 22 nm half-pitch node on the International Technology Roadmap for Semiconductors is expected to be reached.

Source: AMD

Related stories:

Sematech Advances Feasibility of 193 nm Immersion Lithography for 45 nm
Sematech researchers have successfully used 193 nm immersion technology (193i) at 1.3 numerical aperture (NA) with azimuthal polarization to pattern features narrower than 45 nm half-pitch in multiple orientations simultaneously. Azimuthal polarization allows for aggressive imaging of arbitrary circuit features beyond simple line-and-space test patterns.
2005 ITRS Meeting Assesses the IC Industry’s Rapid Advance into Nanotech
The advanced chip industry is moving rapidly into nanotechnology, a trend that will be presented by global experts at next week’s 2005 ITRS Public Conference of the draft 2005 International Technology Roadmap for Semiconductors (ITRS).
Intel, Corning to Develop Extreme Ultraviolet Photomask Substrates for 32nm Node
Intel Corporation and Corning Incorporated have entered into an agreement to develop ultra low thermal expansion ULE glass photomask substrates required for Extreme Ultraviolet (EUV) lithography technology. These substrates are needed to develop low defect EUV photomasks to enable 32nm node high-volume production using EUV lithography.
SEMATECH Identifies Top Technical Challenges for 2006; Adds Transistor Scaling
SEMATECH today announced its Top Technical Challenges for 2006, continuing to underscore advanced gate stack, 193 nm immersion and EUV lithography, mask infrastructure, and low-k dielectrics with process compatibility. Consortium leaders also placed planar bulk transistor scaling on the list for the first time.
SEMATECH Meeting Identifies Challenges to Maturing Maskless Lithography
Guided by input from more than 100 industry professionals, a SEMATECH-led steering committee has ranked the critical issues for bringing maskless lithography (ML2) from R&D concepts to limited commercial production, possibly within the decade.
Significant Achievements in Intel's EUV Lithography Program
Intel Corporation today revealed two significant milestones in the development of extreme-ultraviolet (EUV) lithography, a technology for making future microprocessors. The company installed the world's first commercial EUV lithography tool and set up an EUV mask pilot line, marking the move of this technology out of research and into the development phase.

International SEMATECH Identifies Top Technical Challenges for 2005
International SEMATECH released its Top Technical Challenges for 2005, re-emphasizing advanced gate stack, 193nm immersion and EUV lithography, and low-k dielectrics, and placing 3-D interconnect on the list for the first time.
Engineers show nanotube circuits can be made en masse
Most innovations don't go far unless there is a way to turn them into products that are manufacturable on a mass scale. That's why new research on carbon nanotubes, presented June 19 by a group of Stanford electrical engineers, is likely to draw industry attention.

News discussion:

Technology news