IMEC showed in collaboration with ASML the potential of double patterning 193nm immersion lithography at 1.2NA for 32nm node Flash and logic.
These results prove that double patterning might be an intermediate solution before extreme ultraviolet (EUV) lithography and very high NA (beyond water) 193nm immersion lithography will be ready for production. Meanwhile, installation of both ASML’s XT:1700i immersion scanner and EUV alpha demo tool (ADT) runs at full speed in IMEC’s 300mm clean room.
The very promising double patterning results were obtained by splitting gate levels of 32nm half pitch Flash cells as well as logic cells in two complementary designs. The splitting was done automatically using software from EDA partners in IMEC’s lithography program. After splitting, both designs received optical proximity corrections (OPC) and a classical lithography approach "litho-etch-litho-etch" was performed. Exposures of both lithography steps have been carried out on a XT:1700i at ASML.
These results prove that the XT:1700i 193nm immersion tool, which has a maximum NA of 1.2, can be extended beyond the 45nm node. Since both hyper NA 193nm immersion lithography using high-index liquids and EUV still require a lot of research, IC manufacturers welcome double patterning as a solution to continue their research on material integration for the 32nm node.
During the last week of September, the ASML XT:1700i was delivered at IMEC and is currently being installed around the clock. The XT:1700i system is expected to pass the site acceptance tests by the end of the month and will be the workhorse for the double patterning work at IMEC. Future research on double patterning will focus on improving the overlay to make it a reproducible process.
Although quite some development is required to bring EUV production ready, EUV lithography is the preferred option for many companies for the 32nm half pitch node due to its extendibility to 22nm and beyond. Since the arrival of ASML’s EUV advanced demo tool (ADT) mid August, significant progress has been made in the installation. Integration of the system (including the projection optics box of Carl Zeiss and the EUV light source of Philips Extreme UV) has started and will continue over the next months. During and after this period, ASML will work on the verification and qualification of the various sub-modules in the tool. Also the TEL Clean Track Act12, connected to the EUV tool, is under installation.
"We are very pleased with the progress that we’ve made the last months both on immersion and EUV lithography;" said Luc Van den hove, Vice President Silicon Process and Device Technology at IMEC. "We are convinced that our advanced lithography program will offer our partners early lithography solutions to continue CMOS scaling beyond 32nm."
Source: IMEC
Related stories:
ASML Impacts Industry Roadmap with Immersion and EUV Achievements for 45 nm and Beyond
ASML Holding NV today announced significant progress towards development of both high NA immersion and Extreme Ultra Violet (EUV) lithography technology: two critical elements of the semiconductor industry’s ability to continue its historical trend of packing more power onto silicon chips.
SEMATECH Identifies Top Technical Challenges for 2006; Adds Transistor Scaling
SEMATECH today announced its Top Technical Challenges for 2006, continuing to underscore advanced gate stack, 193 nm immersion and EUV lithography, mask infrastructure, and low-k dielectrics with process compatibility. Consortium leaders also placed planar bulk transistor scaling on the list for the first time.
International SEMATECH Identifies Top Technical Challenges for 2005
International SEMATECH released its Top Technical Challenges for 2005, re-emphasizing advanced gate stack, 193nm immersion and EUV lithography, and low-k dielectrics, and placing 3-D interconnect on the list for the first time.
IMEC reports major progress in EUV
IMEC reports functional 0.186µm2 32nm SRAM cells made with FinFETs from which the contact layer was successfully printed using ASML’s full field extreme ultraviolet (EUV) Alpha Demo Tool (ADT). Applied Materials, using its most advanced deposition systems, was key to fabricating the ultra-small circuit structures. IMEC also completed the integration and site acceptance test of the EUV ADT in its 300mm clean room.
Researchers Create Enhanced Light Sources For Lithography
A breakthrough discovery at UC San Diego may help aid the semiconductor industry’s quest to squeeze more information on chips to accelerate the performance of electronic devices. So far, the semiconductor industry has been successful in its consistent efforts to reduce feature size on a chip. Smaller features mean denser packing of transistors, which leads to more powerful computers, more memory, and hopefully lower costs.
Exposing the Sensitivity of Extreme Ultraviolet Photoresists
Researchers at the National Institute of Standards and Technology (NIST) have confirmed that the photoresists used in next-generation semiconductor manufacturing processes now under development are twice as sensitive as previously believed. This finding, announced at a workshop last month,* has attracted considerable interest because of its implications for future manufacturing. If the photoresists are twice as sensitive as previously thought, then they are close to having the sensitivity required for high volume manufacturing, but the flip side is that the extreme ultraviolet optical systems in the demonstration tools currently being used are only about half as effective as believed.
AMD, Partners Produce Test Chip Using EUV Lithography
AMD, working together with its research partner, IBM, announced it has produced a working test chip utilizing Extreme Ultra-Violet (EUV) lithography for the critical first layer of metal connections across the entire chip.
SEMATECH Achieves Single Digit EUV Mask Blank Defect Goal
Technologists at SEMATECH have successfully demonstrated world-class results in low defect density for mask blanks used in extreme ultraviolet lithography (EUVL)—pushing the technology another significant step toward readiness for advanced manufacturing.