Samsung Develops New, Highly Efficient Stacking Process for DRAM

Samsung Electronics today announced that it has developed the first all-DRAM stacked memory package using ‘through silicon via’ (TSV) technology, which will soon result in memory packages that are faster, smaller and consume less power.

The new wafer-level-processed stacked package (WSP) consists of four 512 megabit (Mb) DDR2 (second generation, double data rate) DRAM (dynamic random access memory) chips that offer a combined 2 gigabits (Gb) of high density memory. Using the TSV-processed 2Gb DRAMs, Samsung can create a 4 GB (gigabyte) DIMM (dual in-line memory module) based on advanced WSP technology for the first time. Samsung’s proprietary WSP technology not only reduces the overall package size, but also permits the chips to operate faster and use less power.

“The innovative TSV-based MCP (multi-chip package) stacking technology offers next-generation packaging solution that will accommodate the ever-growing demand for smaller-sized, high-speed, high-density memory,” said Tae-Gyeong Chung, vice president, Interconnect Technology Development Team, Memory Division, Samsung Electronics. “In addition, the performance advancements achieved by our WSP technology can be utilized in many diverse combinations of semiconductor packaging, such as system-in-package solutions that combine logic with memory.

In today’s MCPs, memory chips are connected by wire bonding, requiring vertical spacing between dies that is tens of microns deep. That wire bonding process also requires horizontal spacing on the package board hundreds of microns wide for the die-connecting wires. By contrast, Samsung’s WSP technology forms laser-cut micron-sized holes that penetrate the silicon vertically to connect the memory circuits directly with a copper (Cu) filling, eliminating the need for gaps of extra space and wires protruding beyond the sides of the dies. These advantages permit Samsung’s WSP to offer a significantly smaller footprint and thinner package.

Inside the new WSP, the TSV is housed within an aluminum (Al) pad to escape the performance-slow-down effect caused by the redistribution layer. Due to the complexity of DRAM stacking, this represented a much more difficult engineering feat than that accomplished with the first WSP, announced last year involving NAND flash dies.

There has been considerable concern that MCPs with high-speed memory chips with speed of 1.6Gb/ps next generation DRAM, would suffer from performance limitations when connected using current technologies. Samsung’s WSP technology resolves these concerns.

In addition, as the back side of the wafer is ground away to make a thinner stack of multiple dies, the wafer has had a tendency to curve, creating physical distortion in the die. To overcome this additional critical concern in designing low-profile, high-density MCPs containing DRAM circuitry, Samsung’s proprietary wafer-thinning technology, announced last year, has been applied to improve the thin-die-cutting process.

Advanced package solutions are increasingly important requirements for enabling high-speed, high-density memory solutions. Samsung’s new stacked package design supports the rapid industry demand for high density, high performance semiconductor solutions that will support next-generation computing systems in 2010 and beyond.

Source: Samsung Electronics

Related stories:

Samsung Electronics Develops New, Highly Efficient Stacking Process for DRAM
Samsung Electronics today announced that it has developed the first all-DRAM stacked memory package using 'through silicon via' (TSV) technology, which will soon result in memory packages that are faster, smaller and consume less power.
Samsung Develops 3D Memory Package that Greatly Improves Performance Using Less Space
Samsung Electronics announced today that it has developed a small-footprint, wafer-level processed stack package (WSP) of high density memory chips using 'through silicon via' (TSV) interconnection technology. WSP actually reduces the physical size of a stacked set of semiconductor chips, while greatly improving overall performance. Widely seen as the next generation in package technologies, WSP can be applied to all types of hybrid packages, including memory and processors, to deliver higher speed and higher density with minimum use of chip space.
One small hitch for FAA, one giant mess for fliers
(AP) -- When a computer system that distributes flight plans nationwide came rolling to a halt this week because of a software glitch, so did airplanes on tarmacs from Orlando to Chicago. The ensuing delays drove home just how easily an apparently isolated problem can trigger network-wide disarray in the country's aging air traffic control system.
Samsung Introduces High-performance, Low-density, SATA II SSDs
Samsung Electronics announced today that it has begun sampling low-density, higher-performance solid state drives (SSDs) that are only 30 percent of the size of 2.5-inch SSDs and highly cost-efficient to manufacture. With the introduction of these smaller, low-capacity SSDs, Samsung now offers an attractive replacement for existing hard drives used in low-cost PCs. Available in densities of 8GB, 16GB and 32GB, the new multi-level-cell SSDs will be mass produced beginning next month.
Pre-school age exercises can prevent dyslexia
A typical characteristics of children's linguistic development are early signs of the risk of developing reading and writing disabilities, or dyslexia. New research points to preventive exercises as an effective means to tackle the challenges children face when learning to read. The results achieved at the Centre of Excellence in Learning and Motivation Research were presented at the Academy of Finland's science breakfast on 21 August.
Trying on clothes in a magic mirror
(PhysOrg.com) -- Wouldn’t it be nice if we could shop for clothes without constantly having to try them on in the fitting room? The vision could soon become a reality thanks to the “virtual mirror” presented by Fraunhofer researchers at the IFA consumer electronics show in Berlin from August 29 to September 3. This mirror-like display enables shoppers to see themselves wearing different items of clothing without having to undo a single button.
Intel Unveils New Chip Designs
In his Intel Developer Forum keynote today, Pat Gelsinger detailed the roadmap for Intel's continued march toward pervasive, higher performance and power efficient computing. The senior vice president and general manager of Intel's Digital Enterprise Group discussed new features of the company's next-generation processor family including a new turbo mode that shifts the processor into a higher gear for mind-blowing performance without a heat penalty.
Researchers Build World's Smallest SRAM Memory Cell
(PhysOrg.com) -- IBM and its development partners -- AMD, Freescale, STMicroelectronics, Toshiba and the College of Nanoscale Science and Engineering (CNSE) -- today announced the first working static random access memory (SRAM) for the 22 nanometer technology node, the world's first reported working cell built at its 300mm research facility in Albany, NY.

News discussion:

Electronic Devices news