The PSP model will now become the industry standard for simulating the behavior of future generations of CMOS transistors produced at the 65-nm technology node and beyond. By allowing designers to accurately predict circuit performance before committing their designs to silicon, this new standard will enable the optimal use of CMOS chip technology in real-world applications. In addition, the standard will facilitate the exchange of chip designs between design groups and the outsourcing of chip fabrication to silicon foundries by allowing everyone to communicate using the same transistor modeling language. As a result, the chips produced will perform better, be less expensive and appear earlier on the market.
“As CMOS takes on new roles beyond the production of purely digital chips, it is important that the industry has a single model that accurately predicts transistor performance under all circuit conditions, including RF and analog circuit behavior,” said Dr. Reinout Woltjer, Department Head of the Device Modeling group at Philips Research. “By basing the PSP model on the fundamental physics of transistor operation, it provides extremely accurate results over the entire operating spectrum from DC to well in excess of 50 GHz.”
“The PSP model incorporates a number of recent advances in MOS device physics and was made possible by the innovative but practical solution of several long-standing theoretical problems of compact MOSFET modeling” said Dr. Gennady Gildenblat, Professor of Electrical Engineering at The Pennsylvania State University. “This made it possible to include all relevant physical effects without significantly increasing model complexity – a prerequisite for scalability of the model to ever-smaller device geometries.”
Because it is based on the underlying physics of CMOS transistor operation, the number of parameters needed in the PSP model is significantly less than that required by other models. This not only means that the PSP model enables faster circuit simulation. It also means that the simulation results obtained are more accurate. In particular, it accurately models gate leakage, noise and quantum-mechanical effects that will become increasingly significant to circuit performance as CMOS processes are scaled to nanometer proportions. To allow rapid integration into EDA tools, the model is supported by SiMKit – a professional grade software environment that allows it to be directly coupled into popular circuit simulators.
Source: Philips
Related stories:
Infineon Ships Industry's First CMOS RF Switches with GaAs Performance
Today Infineon Technologies announced it is shipping in volume the world’s first RF switches that are manufactured in a CMOS-based process on silicon wafers and offer the equivalent performance of RF switches manufactured in Gallium Arsenide (GaAs) process technology - a technology break-through that has never before been achieved. So far, CMOS-based RF switches had to be manufactured on dedicated, much more expensive sapphire wafers to reach the performance of GaAs switches.
Tunneling Electrons Do Math
Using a novel computing paradigm involving counting single electrons, computer engineers have designed nano-sized circuitry that allows tunneling electrons to perform mathematical division calculations.
Hybrid nano-CMOS chips could be far denser, but cooler
Hewlett-Packard today announced research that could lead to the creation of field programmable gate arrays (FPGAs) up to eight times denser – while using less energy for a given computation – than those currently being produced.
Copper Resistivity Fixable for 45 nm Node, but Long-Term Issues Remain
Copper resistivity will remain a challenge for the semiconductor industry, but chip designers are likely to use hierarchical design workarounds to modify the metal for linewidths at the 45 nm technology node, according to participants at an industry workshop sponsored by SEMATECH and Novellus Systems, Inc.
Panasonic Develops Coin-size Low-Power Bidirectional Wireless Module
Panasonic, the leading brand by which Matsushita Electric Industrial Co., Ltd. is known, today unveiled its ultra-small low-power wireless module by incorporating a radio circuit and a microcomputer onto a single CMOS LSI chip, the world's first in 400-MHz band low-power wireless technology. The tiny high-speed wireless module is suitable for a wide range of home and industrial applications.
New mathematical model better describes transistor behavior
Penn State and Philips researchers have merged the best features of their respective approaches to produce a new mathematical model that describes the behavior of the MOS transistor in a wide class of integrated circuits found in the majority of electronic devices from computers to digital watches to communications systems.
Certain circuits can only be simulated accurately using the new approach, known as the PSP model, including passive mixers used in mobile phones to increase battery life and current-ratio based circuits used in analog to digital converters.
First PCs based on Intel Dual Core Processor Systems Appeared
Velocity Micro, a leading North American manufacturer of high performance PCs, announced recently that it has partnered with Intel to introduce a new line of systems based on Intel's new dual core processor technology. Featuring the Intel Pentium 4 Extreme Edition 840 processor in its new DCX line of computers, Velocity Micro will ship systems tuned to operate at up to 4.0GHz at introduction.
Researchers Validate Energy Savings of P-Bits
For millions of users of computer devices requiring frequent recharging such as cell phones, PDAs, and MP3 players, new technology developed at Georgia Tech could mean they are no longer tethered to their chargers. Dr. Krishna Palem announces that he has confirmed his probabilistic bits discovery from last spring by producing a device based on this cutting-edge new approach to making computer chips significantly more energy efficient. The Defense Advanced Research Projects Agency (DARPA), the central research arm of the U.S. Department of Defense, funded this research effort through DARPA’s Power Aware Computing and Communications (PACC) program.
