New Targets May Hit Bull’s-Eye for Chip Makers

The bull’s-eye solution to the semiconductor industry’s hunt for more exact means to measure the relative positions of ever-tinier devices squeezed by the millions onto silicon chips might be new types of targets, and not expensive new equipment, according to modeling studies by the National Institute of Standards and Technology.

If the counterintuitive findings hold up, the industry could continue to rely on the high-throughput optical equipment it now uses to align level after level of intricate circuitry patterns—even as the size of individual devices drops well below 50 nanometers (nm). This would spare chip makers of the challenge and extra cost of switching to more complex technology for so-called overlay measurements.

During chip production, instruments measure distances between selected lines on one target on one chip layer, and corresponding lines on another target on the layer immediately above. These measurements are used to determine the size of the offset between levels. A state-of-the-art microprocessor chip could have 28 levels, and the relative position of any two targets must be determined with a precision of only a nanometer or two. Because the dimensions of chip features are already dwarfed by the wavelength of visible light, many suspect that the industry’s bag of technological tricks for extending conventional optical measurement methods will be exhausted within the next few rounds of miniaturization.

“Alternative tools—such as atomic-force microscopes—would provide the required resolution, but they are slower and are not likely to be as cost effective as the rapid, non-destructive optical techniques already used for overlay measurements,” explains NIST physicist Richard Silver. Silver and colleagues explored improved designs for the targets, or benchmark reference patterns, used to check the precision and accuracy of overlay measurement equipment.

The target patterns investigated in the NIST modeling studies are the nanotechnology equivalent of slightly overlapping picket fences. Together, the two sets of densely arranged nanoscale lines and grooves create a hybrid target that strongly reflects light, creating an image measurable with a conventional optical microscope.

The individual sets of lines are so dense that no individual optical image of the lines occurs, yet the combined superstructure results in the new unique optical pattern. The intensity patterns of the reflected light are unique to the combination, and the patterns are easily analyzed to determine the relative position of the lines that make up the pattern. In the modeling studies, feature sizes ranging from 10 nm to 50 nm were positioned as close as 100 nm apart, beyond the theorized limits of resolution.

As important, says Silver, the combined pattern greatly magnifies—by better than 40 times—the size of the overlay offset between layers. An article describing the pattern design and modeling results has been submitted to Optics Letters. Responding to immediate interest from the semiconductor industry, NIST is working with the partners to fabricate prototype targets with the new geometry.

Source: NIST

Related stories:

Trap and zap: Harnessing the power of light to pattern surfaces on the nanoscale
Princeton engineers have invented an affordable technique that uses lasers and plastic beads to create the ultrasmall features that are needed for new generations of microchips.
A step toward circuits for terahertz computing
University of Utah engineers took an early step toward building superfast computers that run on far-infrared light instead of electricity: They made the equivalent of wires that carried and bent this form of light, also known as terahertz radiation, which is the last unexploited portion of the electromagnetic spectrum.
Biosensing nanodevice to revolutionize health screenings
One day soon a biosensing nanodevice developed by Arizona State University researcher Wayne Frasch may eliminate long lines at airport security checkpoints and revolutionize health screenings for diseases like anthrax, cancer and antibiotic resistant Staphylococcus aureus (MRSA).
Researchers achieve transmission rates of 107 Gbits per second over a single fiber channel
In cooperation with Micram, the Fraunhofer Institute for Telecommunications (Heinrich-Hertz-Institut) and Eindhoven Technical University, Siemens has successfully tested the network of the future. This involved the 100% electrical processing of data rates of 107 Gbits per second and transmission over a 100 mile long fiber-optic route in the U.S. – the first time this has ever been done outside the laboratory.
IBM Scientists Harness 'Slow Light' for Optical Communications
Researchers at IBM have created a tiny device that represents a big advance toward the eventual use of light in place of electricity in the connection of electronic components, potentially leading to vast improvements in the performance of computers and other electronic systems.
NMR Technology Comes to the Lab on a Chip
A breakthrough in the technology of nuclear magnetic resonance (NMR), one of the most powerful analytic tools known to science, is opening the door to new applications in microfluidic chips, devices for studying super-tiny amounts of fluids. A team of scientists with Lawrence Berkeley National Laboratory and the University of California, Berkeley, has demonstrated a means by which NMR can be made compatible with microfluidic “lab-on-a-chip” devices.
Intel, Corning to Develop Extreme Ultraviolet Photomask Substrates for 32nm Node
Intel Corporation and Corning Incorporated have entered into an agreement to develop ultra low thermal expansion ULE glass photomask substrates required for Extreme Ultraviolet (EUV) lithography technology. These substrates are needed to develop low defect EUV photomasks to enable 32nm node high-volume production using EUV lithography.
SEMATECH Identifies Top Technical Challenges for 2006; Adds Transistor Scaling
SEMATECH today announced its Top Technical Challenges for 2006, continuing to underscore advanced gate stack, 193 nm immersion and EUV lithography, mask infrastructure, and low-k dielectrics with process compatibility. Consortium leaders also placed planar bulk transistor scaling on the list for the first time.

News discussion:

bullseye in Nanotechnology news