RTL and Gate Analysis Used to Accelerate Market Introduction of Innovative Wi-Fi Application
Airgo Networks, a developer of innovative
wireless technology and products, "taped-out" using Sequence Design's PowerTheater to automate power analysis for its revolutionary 802.11g
chips.
"PowerTheater predicted power usage within 10% of silicon for our AGN100BB chip. We achieved this level of accuracy by leveraging PowerTheater's innovative RTL and gate-level analysis capabilities," said Derrick Lin, senior director of ASIC engineering at Airgo Networks.
Since switching to PowerTheater's accurate and automated RTL power estimation, Airgo designers have minimized power early in the design cycle and verified that power budgets are met.
"We are pleased that Airgo, a leader in the hot Wi-Fi space, has adopted PowerTheater for its high performance chipsets," said Vic Kulkarni, Sequence president and CEO. "Power has become design enemy #1, illustrating the need to manage power consumption effectively through a comprehensive RTL to gate approach."
PowerTheater is the initial step in Sequence's NanoCool low-power design flow. The flow includes RTL power analysis, voltage-drop analysis and optimization, as well as, leakage power reduction. Details may be found at:
http://www.sequencedesign.com/2_solutions/NC-DataSheet_New.pdf
Sequence recently launched the NanoCool Low-Power Design seminar series with co-sponsors Artisan Components and Sun Microsystems. Attendees packed the historic Silicon Valley Capital Club Athletics to learn about power management at ESL, RTL and gate-level, with a particular emphasis on leakage power reduction. Inquiries for seminar proceedings should be addressed to seminars@sequencedesign.com.
About PowerTheater
With the rapid growth of mobile applications markets, power dissipation is an increasing concern in system-on-chip (SoC) designs. With 80% of current design starts constrained under 2W of power, power management is in the forefront of design challenges. Typically 80% of the power in these designs is determined at the RTL stage or earlier. Power actions taken early, before synthesis, save significantly more power overall. Sequence is the first company to offer fast, accurate RT and gate level design solutions that analyze and reduce power dissipation in complex SoC designs. PowerTheater is a family of full-chip power tools that can be used throughout the IC design process. PowerTheater products analyze, display and help the user reduce power for the whole chip and each individual module. Accuracy is achieved through a combination of special-purpose estimation algorithms and carefully crafted modeling techniques.
PowerTheater provides the foundation for a comprehensive SoC power management methodology. Highlights include:
- SoC RTL Power Analysis
- Low power RTL design
- Flexible and Easy-to-Use RTL Power Optimization
- Handle Clock, Memory, Data Path Control Logic and I/O
- De Facto Industry Standard for RTL Power Design
- Complete HDL coverage for SoC design
- Versatile Graphical Analysis Environment
- Accurate Gate-Level Power Verification
PowerTheater has considerable momentum in the marketplace with endorsements from users such as Ricoh, Samsung, Tensilica, Sun and Amphion. The product is part of the LSI Logic FlexStream Design Solution, and is integrated into IBM's Blue LogicTM ASIC design system.
Source:
Sequence
Related stories:
Toshiba Develops High Performance Microprocessor Core
'MeP-h1'is the World's First 1GHz Configurable Processor
Toshiba Corporation announced that it has developed a new high-end processor core, MeP-h1, the first configurable microprocessor to achieve a 1GHz clock speed. The MeP-h1 is based on Toshiba's "Media embedded Processor" (MeP) architecture for digital consumer and other high performance SoCs. It gives designers the flexibility to customize processors at the design stage, including the ability to change processor configurations and add custom instructions to satisfy application requirements.
Silicon Design Chain Collaboration Demonstrates Significant 90-nanometer Total Power reduction
Industry leaders, working through the Silicon Design Chain Initiative, today announced new, silicon-validated, low-power design techniques to achieve total power savings of over 40 percent on a 90-nanometer test design. The low-power design employed an ARM1136JF-S test chip, ARM Artisan standard cell libraries and memories, Cadence Encounter design platform and TSMC's Reference Flow 5.0. Applied Materials, Inc., ARM, Cadence Design Systems, and Taiwan Semiconductor Manufacturing Company (TSMC) form the Silicon Design Chain Initiative.
Brand New 32-bit RISC Core
Today, Cambridge Consultants launches a novel
32-bit RISC core that brings a new level of code density and power economy to deeply-embedded applications. The XAP3 core is available in Verilog RTL and can be fabricated in under 50,000 gates in a variety of ASIC and FPGA technologies.
Poseidon Design Systems Introduces ESL Tools That Analyze, Optimize and Accelerate Processor-Based Designs
Triton Tool Suite Enables Designers to Trade off Performance, Power and Cost for SoCs, Platform ASICs, Structured Arrays and FPGAs
Poseidon Design Systems, Inc. today announced an Electronic System Level (ESL) tool suite - Triton Tuner(TM) and Triton Builder(TM) - that automates the process of optimizing and substantially accelerating processor-based designs. Based on a SystemC software and hardware co-simulation environment, transactional-level modeling (TLM)
technology, and Poseidon's innovative HW/SW partitioning technology, the Triton tool suite enables SoC designers to co-simulate hardware and software at the architectural level, then tune and accelerate the embedded system for optimal performance, power and cost.
Cadence Delivers 90-Nanometer Reference Flow to Optimize Nanometer Design for IBM-Chartered Process Platform
Cadence Encounter-Based Reference Flow to Provide High Quality of Silicon for Complex 90-Nanometer System-on-Chip Designs
San Jose, CA , May 24, 2004
Cadence Design Systems, Inc. (NYSE:CDN) today announced the availability of a qualified design reference flow validated as compatible with the IBM-Chartered 90-nanometer process platform. The Cadence reference flow seamlessly integrates intellectual property (IP) developed by Artisan Components, Inc. for the IBM-Chartered cross-foundry design enablement program. Developed in conjunction with IBM, this RTL-to-GDSII reference flow—based on the Cadence Encounter digital IC design platform—is optimized across the front-to-back design chain. It offers chip designers a predictable path for system-on-chip (SoC) design from RTL to first-pass silicon.
Toshiba Introduces High Power, High Flux 90 Lumen White LED
Toshiba today announced TL12W02-D, a new high power, high brightness white LED for commercial, residential and industrial lighting applications that can provide a typical flux of 90 lumens (lm) when driven at only 250mA. T he new LED will be available from Marktech Optoelectronics, the value-added reseller for TAEC's LED products in North America.
Powering up microwave amplifiers for a wireless world
Four years ago, Europe trailed the rest of the world in microwave amplifier research and development. Now, however, European-designed transistors and amplifiers equal or outperform the competition worldwide. Today’s information-rich, wireless world depends on microwave amplifiers that operate efficiently and linearly at high power and high frequencies, so it is crucial that Europe is at the forefront of such research.
Baseball diamonds: the lefthander's best friend
Baseball diamonds are a left-hander's best friend. That's because the game was designed to make a lefty the "Natural," according to David A. Peters, Ph.D., the McDonnell Douglas Professor of Engineering at Washington University in St. Louis, and uber baseball fan. Peters is a mechanical engineer who specializes in aircraft and helicopter engineering and has a different approach to viewing America's Favorite Pastime.