Texas Instruments said Monday it had developed a 45-nanometer wet lithography process that doubles the number of chips it can produce on a silicon wafer.
The breakthrough should lead to a ramping up of output from the 45-nm process that is poised to become the industry standard for next-generation wireless-phone processors and other devices.
"This gives our customers early access to faster, smaller and lower-power products," TI Vice President Hans Stork said prior to a conference in Hawaii.
The 45-nm process is expected to lead to such services as 3-D graphics for video conferencing and improved cell-phone video quality without a corresponding increase in size or power consumption.
The new manufacturing process includes a first-time use of 193-nm immersion photo-lithography to accomplish the density goals that can't be reached through dry lithography at 45 nm. Immersion lithography places a thin layer of liquid between the wafer and the lens, which makes it easier to transfer the tiny circuit designs.
Copyright 2006 by United Press International
Related stories:
IBM Develops Computational Scaling Solution for Next Generation '22nm' Semiconductors
In response to ever increasing demands for smaller, more powerful and energy-efficient devices for cloud computing and high-performance servers, IBM today announced the semiconductor industry's first computationally based process for production of next generation 22nm semiconductors. Known as Computational Scaling (CS) -- a process that enables the production of complex, powerful and energy-efficient semiconductors at 22nms and beyond -- this new initiative will feature support from several of IBM's key partners initially including Mentor Graphics and Toppan Printing.
Intel Producing First Processor Prototypes With New, Tiny 45 Nanometer Transistors
In one of the biggest advancements in fundamental transistor design, Intel Corporation today revealed that it is using two dramatically new materials to build the insulating walls and switching gates of its 45 nanometer transistors.
AMD and IBM Detail Early Results Using Immersion and Ultra Low-K in 45nm Chips
At the International Electron Device Meeting today, IBM and AMD presented papers describing the use of immersion lithography, ultra-low-K interconnect dielectrics, and multiple enhanced transistor strain techniques for application to the 45nm microprocessor process generation. AMD and IBM expect the first 45nm products using immersion lithography and ultra-low-K interconnect dielectrics to be available in mid-2008.
ASM, IMEC Demonstrate Tree Generations of Aurora Low-K Materials
ASM International and IMEC announce that they have demonstrated three generations of ASM’s Aurora® low-k and SiC dielectric barrier materials for IMEC’s 300mm pilot line.
UMC Produces Working 45-nanometer ICs
UMC, a leading global semiconductor foundry, today announced that it has successfully produced functional 45-nanometer SRAM chips that feature an impressive bit cell size of less than 0.25um2. The ICs, produced using UMC's independently developed logic process, used sophisticated immersion lithography for its 12 critical layers and incorporated the latest technology advancements such as ultra shallow junction, mobility enhancement techniques, and ultra low-k dielectrics (k=2.5).
IMEC demonstrates feasibility of double patterning immersion litho for 32nm node
IMEC showed in collaboration with ASML the potential of double patterning 193nm immersion lithography at 1.2NA for 32nm node Flash and logic.
193nm Immersion litho on track for 45nm half pitch
Demonstrating significant progress in all aspects of the technology, 193nm immersion lithography is on track for insertion into volume manufacturing, with good prospects for extendibility to subsequent generations, concluded industry experts at the 2nd International Symposium on Immersion Lithography, held from 12 to 15 September 2005.
IMEC concludes FEOL installation and enters into alliances for copper/low-k interconnect technology
IMEC successfully concludes installation of front-end-of-line (FEOL) tools with processing of first pathfinder lots. Strategic agreements with leading equipment manufacturers Applied Materials, Inc., ASM International and LAM Research Corporation have been extended to ramp up equipment installation for copper/low-k interconnect technology during the second half of 2005.