Intel Builds Static RAM on 65nm Process – Set for Production in 2005

Intel is successfully demonstrating its next-generation 65-nanometer semiconductor process at the same time it is rolling out the industry's first high-volume 90nm production.
Intel expects to ramp its 65nm process in 2005 — once again being first in the industry to produce next-generation microprocessors.
Using this next-generation process, Intel has fabricated fully functional 4-megabit static RAMs (SRAMs) with ultra-small memory cells. Smaller cells mean that processors can have larger caches that improve performance. The SRAM cells have a solid noise margin down to 0.7 volts, which indicates very robust circuit operation.

Why SRAM?

SRAM represents the industry's standard vehicle to demonstrate new process technologies.

Intel's 65-nanometer technology packs an SRAM cell's six transistors with gates just 35nm long into an area of 0.57 square micrometers. By comparison, the most advanced transistors in production today, the Intel Pentium 4 processors, contain transistors measuring 60nm.

The process flow for this next-generation effort incorporates key elements needed for advanced microprocessors, such as strained silicon transistors [PDF 236KB] and eight layers of copper interconnects using a low-k dielectric.

Extending Moore's Law

For nearly four decades chips have tracked Moore's Law, doubling their transistor count every two years. And for over a decade, Intel has set the industry pace by being first to deliver a new process generation every 2 years.

Successfully demonstrating an ultra-dense SRAM with all four million memory cells working illustrates that Intel continues to lead the industry in keeping pace with Moore's Law. Intel has a silicon roadmap to 2011 showing a new process technology being introduced every two years. The company expects to extend that roadmap in the future.

Lithography Challenge

As devices grow smaller, the lithography challenges increase, in part because feature size decreases faster than lithography wavelength.

The 65nm logic technology is being developed at Intel's D1D, the world's most advanced 300mm wafer fab. The lithography process will use masks manufactured in Intel's state-of-the-art clean room with advanced e-beam mask writers, as well as leading-edge mask technology that includes optical proximity correction (OPC), and phase shifting.

Intel's in-house mask capabilities extend 193nm lithography tools to the 65nm generation. The company's in-house mask shop enables continued scaling by using cost-effective lithography tools to increase performance at lower costs.

Source: Intel

Related stories:

IMEC reports major progress in EUV
IMEC reports functional 0.186µm2 32nm SRAM cells made with FinFETs from which the contact layer was successfully printed using ASML’s full field extreme ultraviolet (EUV) Alpha Demo Tool (ADT). Applied Materials, using its most advanced deposition systems, was key to fabricating the ultra-small circuit structures. IMEC also completed the integration and site acceptance test of the EUV ADT in its 300mm clean room.
Pushing the limits of chip miniaturisation
Over the last four decades, computer chips have found their way into virtually every electronic device in the world. During that time they have become smaller, cheaper and more powerful, but, for a team of European researchers, there is still plenty of scope to push back the limits of miniaturisation.
Intel Demonstrates Industry's First 32nm Chip and Next-Generation Nehalem Microprocessor Architecture
Intel Corporation President and CEO Paul Otellini today outlined new products, chip designs and manufacturing technologies that will enable the company to continue its quickened pace of product and technology leadership.
IMEC advancing state-of-the-art in FinFETs
At this week’s VLSI Symposium, IMEC presents significant progress in the manufacturability, circuit performance and reliability of FinFETs. The results advance FinFET process technology towards being a candidate for the 32nm node and beyond.
Intel reaches 45 nanometer chip milestone
Intel said Wednesday it had produced the semiconductor industry's first chip using milestone 45-nanometer process technology.
Show Must Go On: Intel Keeps Moore's Law on Track with 65 nm Technology
A significant milestone in developing next-generation chip manufacturing technology has been achieved by Intel Corporation. The company has built fully functional 70-megabit static random access memory (SRAM) chips with more than half a billion transistors using the world's most advanced 65 nanometer (nm) process technology. The achievement extends Intel's effort to drive the development of new manufacturing process technology every two years, in accordance with Moore's Law.
Industry's first 2GB SO-DIMM for high performance server and notebook applications
Hynix Semiconductor Inc. today announced availability of its 1Gb based DDR2 4GB Registered Dual In-line Memory Module (RDIMM) and the industry's first 2GB SO-DIMM for high performance server and notebook applications. The newly released modules will utilize Hynix’s 1Gb DDR2 device manufactured on the company’s leading edge 0.11-micron process technology. Hynix will plan mass production of both modules to coincide with Intel’s server and notebook DDR2 chipset launch.

Intel CTO Says Gap between Humans, Machines will Close by 2050
Intel Corporation's chief technology officer took a fascinating look at how technology will bring man and machine much closer together by 2050.

News discussion:

Technology news