Intel's high-performance 65nm process provides both power consumption and performance benefits over Intel's current industry-leading 90nm manufacturing process. The company's new ultra-low power 65nm process provides Intel chip designers additional options in delivering the circuit density, performance and power consumption required by users of battery-operated devices.
"People typically embrace mobile platforms that maximize battery life," said Mooly Eden, vice president and general manager of the Intel Mobile Platforms Group. "Such products will be greatly enhanced by our new ultra-low power manufacturing process. We will design future mobility platforms to take full advantage of both leading-edge, 65nm manufacturing processes."
One of the factors in decreasing chip power consumption, which is important to mobile and battery-operated devices, is improving the design of the transistor. Lost electricity leaking from these microscopic transistors, even when they are in their "off" state, is a problem that is a challenge for the entire industry.
"With the number of transistors on some chips exceeding one billion, it is clear that improvements made for individual transistors can multiply into huge benefits for the entire device," said Mark Bohr, senior fellow and director of Intel Process Architecture and Integration. "Test chips made on Intel's ultra-low power 65nm process technology have shown transistor leakage reduction roughly 1000 times from our standard process. This translates into significant power savings for people who will use devices based on this technology."
Intel's Ultra-Low Power 65nm Process Technology
Intel's ultra-low power, 65nm process technology includes several key transistor modifications which enable delivery of low power benefits while providing industry-leading performance. These transistor modifications result in significant reductions in the three major sources of transistor leakage: sub-threshold leakage, junction leakage and gate oxide leakage. The benefits of reduced transistor leakage are lower power and increased battery life.
About Intel's 65 nm Process Technology
Intel's 65nm processes combine higher-performance and lower-power transistors, a second-generation version of Intel's strained silicon, eight high-speed copper interconnect layers and a low-k dielectric material. Building chips using the 65 nm processes will allow Intel to double the number of transistors it can build on a single chip today (using Intel's 90nm technology).
Intel's 65nm processes will feature transistors measuring only 35nm in gate length, which will be the smallest and highest performing CMOS transistors in high-volume production. By comparison, the most advanced transistors in production today, found in Intel Pentium 4 processors, measure 50nm. Small, fast transistors are the building blocks for very fast processors.
Intel has integrated a second-generation version of its high-performance strained silicon into these 65nm processes. Strained silicon provides higher drive current, increasing the speed of the transistors with only a two percent increase in manufacturing cost.
Related stories:
UMC's Embedded DRAM, URAM Proven in 65nm Customer Silicon
UMC, a leading global semiconductor foundry, today announced that it has produced functional 65nm customer products incorporating URAM, the company's patented embedded DRAM (eDRAM) technology.
Elpida Develops Top-Tier Power Efficient 2Gbps High-Speed DDR3 SDRAM
Elpida Memory, Inc., Japan's leading global supplier of Dynamic Random Access Memory (DRAM), announced today that it has developed a top-tier power efficient 1 Gigabit DDR3 SDRAM, which is capable of operating at an ultra-fast speed of 2 Gigabits per second (Gbps). By reducing power consumption to around the lowest possible level the new high-performance environmentally friendly DRAM marks an important milestone in Elpida's aggressive development of eco-products.
Intel Ships New Processors Based on 45-nanometer Process
Intel Corporation today announced expanded offerings for embedded market segments with new processors with extended, 7-year life cycle support, a new chipset and a carrier-grade server. The processors, based on Intel's high-k, metal gate transistor formula and manufactured on the company's 45-nanometer process, include the Quad-Core Intel Xeon processor 5400 Series and Dual-Core Intel Xeon processor 5200 Series.
AMD Introduces Cutting-Edge PC Platform
Rewriting the rules for enthusiast computing, AMD today unveiled its new platform codenamed “Spider”, with the first true quad-core processor supporting scalable graphics for The Ultimate Visual Experience. The AMD Spider platform combines the introduction of AMD Phenom quad-core processors, ATI Radeon HD 3800 Series graphics processors with Microsoft DirectX 10.1 support, AMD 7-Series chipsets with CrossFireX and AMD OverDrive software. The AMD Spider platform is a major milestone on the path to Accelerated Computing, AMD’s vision for platform-level acceleration through co-processing.
Intel Demonstrates Industry's First 32nm Chip and Next-Generation Nehalem Microprocessor Architecture
Intel Corporation President and CEO Paul Otellini today outlined new products, chip designs and manufacturing technologies that will enable the company to continue its quickened pace of product and technology leadership.
UMC, ARM Partner to Deliver Comprehensive SOI Solutions for 65nm Technology
UMC and ARM today announced that a test chip built with ARM SOI (Silicon On Insulator) libraries was taped-out successfully on UMC's 65-nanometer (nm) SOI process. The test chip consists of a set of ARM physical IP that uses a standard cell library, an I/O library and a single-port SRAM memory compiler. This tape-out at UMC represents the next step towards mainstream adoption of nanometer SOI technology for improved speed and power in complex system on chips (SOCs).
AMD Details Next-Generation Platform for Notebook PCsAMD Details Next-Generation Platform for Notebook PCs
At a press conference in Tokyo, Japan, AMD today officially disclosed more details of its next-generation open platform for notebook computing. Codenamed “Puma,” the platform is designed to deliver battery life, graphics and video processing enhancements and improved overall system performance for an enhanced visual experience.
Samsung Announced ATSC Digital TV Receiver with Unprecedented Performance
Samsung Electronics today announced an improved digital TV receiver chip, the S5H1411, that boasts a 30 percent higher reception success rate than the company’s previous generation digital TV receiver chip released in 2005, the S5H1409. The chip enables digital TVs designed for the North American market to receive both vestigial sideband (VSB) broadcasts and quadrature amplitude modulation (QAM) cable signals.