Until now, the highest recorded fundamental operating frequency for CMOS circuits was a 103-GHz oscillator fabricated using a 90nm CMOS process that consumed approximately four times more power. The new effort by the University resulted in the 105-GHz VCO as well as a second 99-GHz VCO with a tuning range of 2.4 GHz, using the 0.13um process. This effort signifies that VCOs for the 94-GHz industrial scientific medical band and imaging as well as 60-GHz WLAN and 77-GHz radar applications can be implemented using UMC's process. VCOs are used in virtually all RF and wireless systems.
"UMC continues to provide the advanced process technologies that are used to power today's highest-performance applications," said Patrick T. Lin, chief system architect at UMC. "Compared to other technologies used in producing these types of circuits, CMOS delivers the best combination of high performance with low power and low cost for high-volume applications. This latest achievement with the University of Florida demonstrates in working silicon that our RFCMOS process technology is readily able to support very high frequency designs."
"Developing ICs of this caliber in 0.13um CMOS is a huge milestone," said Professor Kenneth O from the University of Florida. "If we incorporate frequency doubling techniques, we should be able to generate signals with frequencies of 200 GHz and higher. This has the potential to open up far-infrared to CMOS. UMC's role in our development was pivotal as this leading foundry provided the process and parameters that brought the chip to silicon quickly and easily."
About the 105-GHz and 99-GHz VCOs
The 105-GHz VCO utilizes a cross-coupled NMOS transistor core. The transistor structure of the LC resonator-based VCO chip has been optimized to reduce parasitic capacitances, which limits the maximum operating frequency. An accumulation mode MOS varactor has been optimized to achieve Q values of approximately 6 at 105 GHz or approximately 630 at 1 GHz, which is critical for achieving low power consumption and reducing noise. The 99-GHz VCO core consumes 15 mW. The phase noise at 10-MHz offset from the carrier varies between -101 to -103 dBc/Hz over the 2.4-GHz tuning range. The circuits were developed with the support of Darpa and announced at the 2005 VLSI Symposium on Circuits in a paper authored by Chang-Hua Cao, Ph.D candidate at the University, and Kenneth O.
Related stories:
New High-sensitivity GPS/AGPS Chipset for Telematics and Navigation Applications Built with 0.11-micron CMOS Technology
Fujitsu Microelectronics America, Inc. (FMA) today introduced a new chipset for the high-sensitivity
GPS/AGPS receivers required in communications systems that support telematics and navigation applications for
mobile location, tracking and monitoring. The chipset achieves the industry’s highest levels of sensitivity, accuracy and Time-to-First-Fix (TTFF) with low power and a small PCB footprint.
Infineon to Start Volume Shipments of Single Chip CMOS GSM/GPRS Radio Transceiver
Infineon Technologies AG, the industry leader in making radio frequency (RF) transceivers for mobile telephones, today announced that it had started volume shipments of its GSM/GPRS RF transceivers manufactured in standard CMOS technology to a tier 1 customer. The new SMARTi® SD is the world’s first single chip CMOS-based GSM/GPRS quad-band transceiver that is optimized for cost, size and power consumption. It integrates into one chip all the functions required by a GSM radio of today and tomorrow and enables global roaming, making possible small inexpensive devices that combine a mobile telephone with web browsing capabilities.
World´s Fastest 6bit Flash Analog-to-Digital Converter in 0.13µm Standard CMOS Technology
Munich/Germany and Honolulu/Hawaii – June 21, 2004 – At the 2004 Symposia on VLSI Technologies and Circuits, June 15 - 19 in Honolulu, Hawaii, USA, Infineon Technologies demonstrated several milestones for leading edge semiconductor technology. Amongst them is a 4GS/s 6bit Flash analog-to-digital converter (ADC) in standard CMOS technology. This innovative chip design represents the fastest 6bit Analog-to-Digital converter manufactured in a standard CMOS process with the related benefits on easy and cost effective integration.
Nano-designed transistors with disordered materials, but high performance
The Holy Grail for transistor designers has been the requirement to be able to get high performance at reduced costs over very large substrate areas. Transistors on cheap and flexible substrates like glass and plastics are currently unable to deliver such performance and therefore do not lend themselves to seamless monolithic integration of increased electronic functions on human interface devices (displays and sensors).
Sony Rolls Out World's Smallest Full HD Camcorder
The new pocket-sized Sony HDR-TG1 Handycam camcorder's weighty high-definition capability will appeal to vacationers who prefer to "travel light." This diminutive camcorder weighs in at only ten ounces. It has an ultra-portable body measuring just 1.3-inches wide by 4.7-inches tall by 2.5-inches deep.
Intel Introduces New Atom Processors for Mobile Internet Devices
Intel Corporation today introduced five new Intel Atom processors and Intel Centrino Atom processor technology for Mobile Internet Devices (MIDs) and embedded computing solutions.
Engineers make first 'active matrix' display using nanowires
Engineers have created the first "active matrix" display using a new class of transparent transistors and circuits, a step toward realizing applications such as e-paper, flexible color monitors and "heads-up" displays in car windshields.
Breaking the performance barrier of 22-nm CMOS technology
A major initiative has been launched in Europe with a top-ranked project called DUALLOGIC, Dual channel CMOS for (sub)-22 nm high performance logic.