Renesas Develops Massively Parallel Processor Based on Matrix Architecture

This innovatively configured processor is a massively parallel programmable device featuring tight coupling of 2,048 processing elements and 1Mbit SRAM, and has been confirmed to achieve 40 GOPS (giga operations per second) performance at a 200 MHz clock frequency.

Renesas Technology researchers unveiled details at the 2006 IEEE International Solid-State Circuits Conference (ISSCC) being held in San Francisco from February 5.

The image and audio multimedia data processing capability is essential for digital home appliances and other electronics, and involves a combination of complex operations such as fast Fourier transform, convolution, and sum of absolute difference operations. Up to now, processing of these operations has generally used hard-wired logic circuits or a DSP (digital signal processor) specialized for digital signal processing. However, recent dramatic advances in multimedia applications such as the rapid increase in pixel counts in image applications have increased demands for major improvements in multimedia data processing performance. At the same time, there is a growing demand for such processing to be implemented by means of programmable devices in order to simplify support for various multimedia data standards.

One way of improving processing performance is to increase the operating frequency through the use of finer semiconductor processes. However, it will be difficult to continue to gain major improvements in performance while maintaining lower power consumption, and to achieve the required levels of performance with conventional DSP and similar architectures. Meanwhile, a coarse-grained MIMD (multiple instruction multiple data) processor has been announced as an architecture that increases processing performance, but this also has issues with reducing power consumption.

To solve these issues, Renesas Technology has developed a matrix type processor based on a different memory technology from that of a DSP or MIMD type processor.

This new processor is a fine-grained SIMD (single instruction multiple data) type massively parallel programmable device, featuring the following structural characteristics.

1. Basic configuration : 2-bit processing elements (PE) and 512-bit SRAM assigned as data registers
2. 2,048 PEs and a total of 1 Mbit SRAM, together with tight coupling between Pes .

The key to the increased performance of this processor lies in how efficiently the individual processing elements are operated. Also, the layout and connection of the processing elements and data registers are important factors in achieving reductions in area and power consumption.

A prototype processor using the new technology was implemented in 90 nm CMOS with a core area of 3.1 mm², and achieved processing performance of 40 GOPS at a 200 MHz clock frequency and 250 mW power dissipation. These metrics show approximately 70 and 13 times better energy efficiency in terms of unit area ratio and unit power ratio, respectively, compared to a conventional in-house DSP.

Source: Renesas Technology

Stanford, tech giants team up to enable software for parallel computers
Stanford and many of the biggest companies in computing will announce Friday, May 2, a joint effort to address a major missed opportunity in information technology: the dearth of software that can harness the parallelism of the multiple processors that are being built into virtually every new computer. The Pervasive Parallelism Lab (PPL) pools the efforts of many leading Stanford computer scientists and electrical engineers with support from Sun Microsystems, Advanced Micro Devices, NVIDIA, IBM, Hewlett Packard and Intel.
Intel Introduces New Atom Processors for Mobile Internet Devices
Intel Corporation today introduced five new Intel Atom processors and Intel Centrino Atom processor technology for Mobile Internet Devices (MIDs) and embedded computing solutions.
NIST shows on-card fingerprint match is secure, speedy
A fingerprint identification technology for use in Personal Identification Verification (PIV) cards that offers improved protection from identity theft meets the standardized accuracy criteria for federal identification cards according to researchers at the National Institute of Standards and Technology.
1 million trillion 'flops' per second targeted by new Institute for Advanced Architectures
Preparing groundwork for an exascale computer is the mission of the new Institute for Advanced Architectures, launched jointly at Sandia and Oak Ridge national laboratories.
A pilot program for harvesting Kodiak rockfish
In 2007, fishing for Pacific Rockfish (Sebastes sp.) took place in the Central Gulf of Alaska under a 5-year pilot program that incorporated fishery cooperatives instead of the usual “race for fish.” Results after the first year indicate increased retention rates, reduced bycatch of non-target species, and positive economic and other benefits to the Kodiak Island community.
IBM using light instead of wires for building supercomputers-on-a-chip
Supercomputers that consist of thousands of individual processor "brains" connected by miles of copper wires could one day fit into a laptop PC, thanks in part to a breakthrough by IBM scientists announced today.
AMD Unleashes Enthusiast Gaming Performance for the Masses with ATI Radeon HD 3800 Series
AMD today announced the introduction and immediate availability of the ATI Radeon HD 3800 Series of graphics processing units (GPU). As the world’s first series of graphics processors to deliver Microsoft’s DirectX 10.1 support, 55nm process technology and tri and quad multi-GPU support with ATI CrossFireX, the ATI Radeon HD 3800 series ushers in a new era of enthusiast gaming performance at mainstream price points.
AMD Delivers First Stream Processor with Double Precision Floating Point Technology
AMD today announced the AMD FireStream 9170 Stream Processor and an accompanying Software Development Kit (SDK) designed to harness the massive parallel processing power of the graphics processing unit (GPU).

Renesas Develops Massively Parallel Processor Based on Matrix Architecture

Related stories:

News discussion: