The prototype for a revolutionary new general-purpose computer processor, which has the potential of reaching trillions of calculations per second, has been designed and built by a team of computer scientists at The University of Texas at Austin.
The new processor, known as TRIPS (Tera-op, Reliable, Intelligently adaptive Processing System), could be used to accelerate industrial, consumer and scientific computing.
Professors Stephen Keckler, Doug Burger and Kathryn McKinley have been working on underlying technology that culminated in the TRIPS prototype for the past seven years. Their research team designed and built the hardware prototype chips and the software that runs on the chips.
"The TRIPS prototype is the first on a roadmap that will lead to ultra-powerful, flexible processors implemented in nanoscale technologies," said Burger, associate professor of computer sciences.
TRIPS is a demonstration of a new class of processing architectures called Explicit Data Graph Execution (EDGE). Unlike conventional architectures that process one instruction at a time, EDGE can process large blocks of information all at once and more efficiently.
Current "multicore" processing technologies increase speed by adding more processors, which individually may not be any faster than previous processors.
Adding processors shifts the burden of obtaining better performance to software programmers, who must assume the difficult task of rewriting their code to run well on a potentially large number of processors.
"EDGE technology offers an alternative approach when the race to multicore runs out of steam," said Keckler, associate professor of computer sciences.
Each TRIPS chip contains two processing cores, each of which can issue 16 operations per cycle with up to 1,024 instructions in flight simultaneously. Current high-performance processors are typically designed to sustain a maximum execution rate of four operations per cycle.
Though the prototype contains two 16-wide processors per chip, the research team aims to scale this up with further development.
Source: University of Texas at Austin
Related stories:
Disease-detecting lab in the palm of your hand
Detecting food-borne diseases such as campylobacter and salmonella long before they enter the food chain would help ensure that the dinner on your table is safe to eat.
IBM Introduces Ready-to-Use Cloud Computing
In Shanghai today, IBM unveiled plans for “Blue Cloud,” a series of cloud computing offerings that will allow corporate data centers to operate more like the Internet by enabling computing across a distributed, globally accessible fabric of resources, rather than on local machines or remote server farms.
NRL Developing Space 'Tow Truck' Technology For Satellite Operations
The Naval Research Laboratory's Naval Center for Space Technology has achieved a key milestone toward the development of autonomous servicing of unaided spacecraft. Working with the Defense Advanced Research Projects Agency (DARPA), NRL has developed, tested and ground-demonstrated guidance and control algorithms to allow a robotic servicing vehicle to autonomously rendezvous and dock with customer satellites not pre-designed for docking.
Maryland Professor Creates Desktop Supercomputer
A prototype of what may be the next generation of personal computers has been developed by researchers in the University of Maryland's A. James Clark School of Engineering. Capable of computing speeds 100 times faster than current desktops, the technology is based on parallel processing on a single chip.
Samsung Unveils New Powerhouse Fusion Memory Solution - OneDRAM
Samsung Electronics today announced that it has developed a prototype fusion memory chip that can significantly increase the data processing speed between processors in mobile applications.
Intel Develops Tera-Scale Research Chips
Intel Corporation today described the significant technical challenges that need to be addressed if computing, from personal devices to giant data centers, is to keep up with increasing demand by consumers and businesses for Internet-based software, services and media-rich experiences.
Samsung Develops 3D Memory Package that Greatly Improves Performance Using Less Space
Samsung Electronics announced today that it has developed a small-footprint, wafer-level processed stack package (WSP) of high density memory chips using 'through silicon via' (TSV) interconnection technology. WSP actually reduces the physical size of a stacked set of semiconductor chips, while greatly improving overall performance. Widely seen as the next generation in package technologies, WSP can be applied to all types of hybrid packages, including memory and processors, to deliver higher speed and higher density with minimum use of chip space.
An Ear For Robots: New Approach
A fundamentally new approach to computer identification of words was been suggested by Russian scientists. With its help, people will be able to give orders even to the most primitive cellular phones.
