The first generation of CMOS (complementary metal-oxide semiconductor) chips were based on a design process with lithographic features defining regions inside the transistors of 10 micrometres or more. The chips in most products in use today have features more than a hundred times smaller – just 65 nanometres (nm) or 90nm, approximately 1,000 times less than the width of a human hair. That may be small, but in the competitive semiconductor industry, where size is of high importance, it is not small enough.
A reduction in minimum feature size means more transistors per chip, more transistors means more computing power, and more power means electronic systems – mobile phones, PCs, satellites, vehicles, etc. – will gain in functionality and performance. And, because the processed silicon wafers out of which chips are made are expensive (setting up a factory to produce them costs €3 billion) using less of them to do more means the trend toward such devices becoming cheaper can continue.
“The semiconductor industry is in the business of selling square millimetres of silicon. So, by cramming more transistors into a chip you’re delivering more capacity, more functionality and more computing power for the same price. It’s why things like mobile phones, LCD TVs and DVD players are coming down in price,” notes Gilles Thomas, the director of R&D Cooperative Programs at STMicroelectronics in Crolles, France, the world’s fifth biggest semiconductor manufacturer and Europe’s largest semiconductor supplier.
Taking the 'O' out of CMOS
Over the last three and a half years, STMicroelectronics has coordinated two large EU-funded projects to push back the limits of miniaturisation in the semiconductor industry. The NanoCMOS initiative, ending in June 2006, developed the technology to create a 45nm generation (or technology node) of chips.
A follow-up project, called Pullnano and coordinated by Thomas, is currently working on developing nodes as small as 32nm and even 22nm. At that diminutive size, semiconductor manufacturing is continuing to test Moore’s Law, an assumption spelled out by Intel co-founder Gordon E Moore, in 1965, predicting that the number of transistors that can be cost-effectively placed on a chip will double approximately every two years.
“The work of NanoCMOS and Pullnano has moved in that direction, although there is probably 12 or 15 more years to go before we hit a practical and economical limit on how small the nodes can become,” Thomas explains.
At the 32nm scale, in particular, quantum mechanical effects come into play in a big way. One major problem the Pullnano researchers have solved is reducing current leakage at the logic gate by using a hafnium compound-based insulator with higher dielectric strength than traditional silicon dioxide.
“We’ve achieved a 100-fold reduction in gate leakage,” Thomas says, noting that it is the first time the oxide – the ’O’ in CMOS – has been replaced with a different material.
Semiconductor makers’ “million-dollar question”
But as nodes keep getting smaller, a point will inevitably be reached when it is simply no longer feasible to continue to reduce the minimum feature size to make space for more transistors. Thomas describes this point as the semiconductor industry’s “million-dollar question”, although he estimates that it will probably be around the 16nm or 11nm mark.
“At that point it would not be economical or practical to go smaller, even though, in theory, it would be possible,” he says.
Even so, there is still some time before that point is reached. STMicroelectronics is due to start sampling the 45nm node semiconductors that the NanoCMOS project helped develop from next year, with a view to placing electronic systems using them in consumers’ hands by 2009.
By 2011, the Switzerland-headquartered company expects to start commercialising the 32nm node semiconductors being developed in the Pullnano initiative, with a view to developing a commercially viable 22nm process a couple of years after that.
“The 45nm process has already been validated through the production of an SRAM [static random access memory] chip, which we use to benchmark the performance of each generation. We will do the same with the 32nm process,” Thomas says.
NanoCMOS, which involved 20 partners, and Pullnano, which involves 38 partners, have helped give Europe an edge in semiconductor manufacturing, suggests Thomas, although he notes that the highly competitive sector remains dominated by American and Asian giants such as Intel and Samsung. Nonetheless, there is plenty of room for future growth, even as chips become cheaper.
Consumers will be the biggest beneficiary of the continuation of this miniaturisation trend. The economies of scale created within the $260 billion (+/- €183 billion) semiconductor industry have put electronics within the reach of the masses as the cost per transistor has fallen 2,500 times over the last 25 years. This is thanks to shrinking feature sizes and to increases in transistor manufacturing capacity by a factor of some 30,000.
“Just look at computer memory, in the early 1970s one megabyte cost more than a house, now it costs less than a piece of candy,” Thomas notes.
Source:
ICT Results
Related stories:
In diatom, scientists find genes that may level engineering hurdle
Denizens of oceans, lakes and even wet soil, diatoms are unicellular algae that encase themselves in intricately patterned, glass-like shells. Curiously, these tiny phytoplankton could be harboring the next big breakthrough in computer chips.
Organic lighting research burns bright
The long, challenging technological march from the low-power light bulb Thomas Edison invented to the ultimate in a bright and energy-efficient lighting device may reach fruition in work led by the two ASU researchers.
New instrument probes nanostructure growth for industry and research
Researchers at Purdue University are using a rare type of electron microscope to see how structures like carbon nanotubes form at the atomic level, information that will be crucial for nanotechnology to find practical applications in computing, electronics and other areas.
Paint-on laser could rescue computer chip industry from 'interconnect bottleneck'
Researchers at the University of Toronto have created a laser that could help save the $200-billion dollar computer chip industry from a looming crisis dubbed the "interconnect bottleneck." But this isn't a laser in the stereotypical sense -- no corded, clunky boxes projecting different coloured lights. In fact, Professor Ted Sargent, of the Edward S. Rogers Sr. Department of Electrical and Computer Engineering, carries a small vial of the paint used to make this laser in his briefcase -- it looks like diluted ink.
Infineon Demonstrated New Tunneling FET Enabling Scalable Ultra-Low Voltage Processes in Standard Silicon Technology
Infineon Demonstrated New Tunneling Field Effect Transistors Enabling Scalable Ultra-Low Voltage Processes in Standard Silicon Technology
At the 2004 IEEE International Electron Devices Meeting (IEDM) in San Francisco (December 13 – 15, 2004) scientists from Infineon Technologies AG introduced several papers representing outstanding achievements each. Together with the Technical University of Munich the company presented a new scalable transistor concept enabling low voltage digital and analog circuits. For the first time ever, complementary Tunneling Field Effect Transistors (TFETs) are fabricated in a standard silicon process with good performance for static and dynamic parameters.
Researchers identify pressure effects on nanomaterials
Transistors, lasers and solar-energy conversion devices may be easier to manipulate because of recent research by Lawrence Livermore National Laboratory scientists. The researchers defined the role high pressure plays in precisely tuning the fundamental properties of nanomaterials and, in particular, nanoparticle assemblies that are important for device applications.
Nano-designed transistors with disordered materials, but high performance
The Holy Grail for transistor designers has been the requirement to be able to get high performance at reduced costs over very large substrate areas. Transistors on cheap and flexible substrates like glass and plastics are currently unable to deliver such performance and therefore do not lend themselves to seamless monolithic integration of increased electronic functions on human interface devices (displays and sensors).
Making a good impression: Nanoimprint lithography tests at NIST
In what should be good news for integrated circuit manufacturers, recent studies by the National Institute of Standards and Technology have helped resolve two important questions about an emerging microcircuit manufacturing technology called nanoimprint lithography—yes, it can accurately stamp delicate insulating structures on advanced microchips, and, no, it doesn’t damage them, in fact it makes them better.
