Advanced engineered substrates boost chip performance

The EUREKA MEDEA+ Cluster SilOnIS project developed new substrate materials for producing high-speed, low-power integrated circuits. SilOnIS built on the strengths of the main European players in substrates, chipmaking and metrology to combine high-mobility wafer-level strained silicon and so-called silicon-on-insulator (SOI) technology in a single processing platform to provide high-performance chips. SOI architectures offer higher speeds and lower power consumption than bulk silicon, while strained silicon improves performance further. Suitable wafers have been demonstrated targeting device fabrication at the 45-nm half-pitch node and below, in line with global industry needs.

Identity validation, security and privacy are critical issues around the globe. Smartcards containing a Silicon wafers or substrates are the key to modern electronics components. However, as electronics chips become ever smaller, conventional plain silicon is no longer capable of providing the necessary performance. This has led to techniques such as applying a strain field to the semiconductor active layer to boost the speed at which an electronic signal may be transferred. However, the smaller the device, the more difficult it is to apply such a strain.

A fast-developing addition is SOI technology. This involves applying an ultra-thin silicon film to the silicon wafer to provide an intermediate insulation layer. Chipmakers can fabricate their integrated circuits (ICs) on the top layer of SOI wafers using the same processes they would apply to plain silicon. The wafers are then cut up as normal and the chips packaged and integrated into electronic systems such as personal computers (PCs), game consoles, mobile phones and other communications devices, personal digital assistants (PDAs), consumer electronics and multimedia equipment.

SOI offers semiconductor manufacturers two important advantages: it considerably increases the speed of the electronic circuitry by enhancing charge carrier mobility further, while reducing power consumption three or four times. As a result, this technology is being adopted rapidly by major chipmakers to meet the demands identified by the International Technology Roadmap for Semiconductors (ITRS).

The MEDEA+ SilOnIS project set out to combine the advantages of both the strained layer and SOI technologies in a single strained SOI substrate technology platform. It brought together the different elements of the microelectronics chain: substrate and materials suppliers, chipmakers and metrology equipment manufacturers.

European substrate suppliers have been able to reinforce their leading position in the high added value segment of engineered substrates while counterbalancing Japanese leadership in bulk silicon. Chipmakers have gained early access to innovative solutions that will strengthen Europe's position in low-power and high-performance components. And several complementary metrology and characterisation equipment suppliers have been able to develop specific metrology or specific ways of using standard metrology for this key area.

This MEDEA+ project is only the first step in the engineering of advanced substrates for integrated circuit production. Europe has a strong position in this field with SOITEC as a leading actor and Siltronic actively entering the area.

'The idea of the project emerged in different places in the minds of several actors involved on one hand in advanced substrates and on the other in integrated circuits,' says Bruno Ghyselen of substrate supplier SOITEC, which helped initiate the project and acted as project leader. 'Close collaboration between substrate manufacturers and chipmakers was essential to match the developments in the two complementary fields.'

'Carrying out such a collaborative project in the framework of EUREKA brought additional benefits,' he adds. 'Sharing the risks and the financing was a real enabler to undertake such an innovative and high-risk project. Moreover, a EUREKA Cluster such as MEDEA+ enables networking and provides visibility for all the partners.'

SilOnIS involved innovation at both material and substrate levels but was device driven from the start. 'The strained SOI substrates represent a basic technology platform with different 'flavours' in terms of thickness or strain level for example,' explains Ghyselen. 'The advantage is that the MEDEA+ project does not address one ITRS node alone – multiple reuse of results is possible as dimensions continue to reduce.'

As a result of the project, industry-standard 300-mm diameter wafers of thin and thick strained SOI prototype substrates were delivered to the chipmaking partners for device development. These wafers could be used in existing processing equipment.

Source: EUREKA

Nanoengineered barrier invented to protect plastic electronics from water degradation
A breakthrough barrier technology from Singapore A*STAR’s Institute of Materials Research and Engineering (IMRE) protects sensitive devices like organic light emitting diodes (OLEDs) and solar cells from moisture 1000 times more effectively than any other technology available in the market, opening up new opportunities for the up-and-coming plastic electronics sector.
Nanowires hold promise for more affordable solar cells
Millions of nearly invisible wires may hold the answer to making solar cells a more affordable source of alternative energy.
Sandwich technique eases 3D optical chip fabrication
Complex three-dimensional (3D) integrated circuits involving both optical and electronic elements are now easier to make, thanks to a “wafer bonding” technique developed by a European research consortium. With the right commercial backing, the new technology will help Europe stay competitive in communications and sensor technology.
Researchers directly deposit gold nanoparticles in suspension
The delivery, manipulation and assembly of functional materials such as metal nanoparticles into predefined architectures and patterns is of great interest in nanotechnology. Nanoscale patterns of nanoparticles have the potential to be used in miniature electronic circuits or in plasmon waveguides to guide the transport of electromagnetic energy below the diffraction limit. Nanoparticles functionalized with biological materials can also be placed between electrodes for use in biosensing applications.
New Techniques Pave Way for Carbon Nanotubes in Electronic Devices
Many of the vaunted applications of carbon nanotubes require the ability to attach these super-tiny cylinders to electrically conductive surfaces, but to date researchers have only been successful in creating high-resistance interfaces between nanotubes and substrates. Now a team from Rensselaer Polytechnic Institute reports two new techniques, each following a different approach, for placing carbon nanotube patterns on metal surfaces of just about any shape and size.

U of T home to first molecular printer in Canada
Think of it as a miniscule dot-matrix printer that uses biological ink. Students and faculty at the University of Toronto’s Institute for Optical Sciences (IOS) will have access to the Nano eNabler, the first benchtop molecular printer in Canada, which will allow them to place microscopic dots of biological material onto surfaces with nanometer spatial precision.
Mimicking Nature Creates Self-Cleaning Coatings
Researchers at the Georgia Institute of Technology are mimicking one of Nature’s best non-stick surfaces to help create more reliable electric transmission systems, photovoltaic arrays that retain their efficiency, MEMS structures unaffected by water and improved biocompatible surfaces able to prevent cells from adhering to implanted medical devices.
IMEC demonstrates growth of GaN high-electron mobility transistors on 150 mm silicon
IMEC, Europe's leading independent nanoelectronics and nanotechnology research institute, has demonstrated the growth of low-sheet-resistivity AlGaN/GaN high-electron mobility transistors (HEMTs) on 150mm silicon (Si) wafers. The process paves the way to low-cost GaN power devices for high-efficiency/high-power systems beyond the silicon limits.

Advanced engineered substrates boost chip performance

Related stories:

News discussion: