Hitachi, Ltd.and Renesas Technology Corp. announced that they have developed low-voltage embedded SRAM technology for SoC's (system-on-a-chip) beyond the 90-nm process node. Using new circuit techniques, the power lines of SRAM cells were placed in a "floating state" (detached from the power supply) during write operations, and 0.8V operation was confirmed. This development will help overcome the barrier to maintaining low-voltage operation which is becoming increasingly more difficult to achieve due to process scaling, and is expected to become fundamental technology for achieving both high-performance and low-power operation in SoCs embedded in information devices, which are supporting the growth of the ubiquitous society.
In SoC's, which processes multimedia files in information devices such as cellular phones, "high-speed" and "low-power" are essential features. Conventionally, high-speed performance was achieved by transistor scaling and low-power operation by supply-voltage scaling. Beyond the 90-nm process node, however, the effect of performance variations in the transistors can no longer be ignored and achieving higher performance through conventional methods is becoming difficult. This is especially so for SRAM circuits. As the amount of data that a SoC needs to process increases, SRAM capacity must also increase, and thus even a small performance variation between transistors has a large effect on performance, making it difficult to further lower the supply voltage. Thus the supply voltage for the SRAM circuit is expected to create a limit on the degree to which low-power operation can be achieved in SoC's, and the development of new low-voltage technology for SRAM in the 90nm process node and beyond, is a considered critical issue for achieving low-power SoC's.
In response to this challenge, Hitachi and Renesas Technology have developed the low-voltage and low-power technology for embedded SRAM in SoC's beyond 90-nm process node. Features of the technology are as below:
(1) Power-line floating write techniques for low-voltage operation:
The power line of SRAM for retaining data is placed in a floating state (detached from the power supply) during a write operation, creating a condition where it is easier to re-write the data in the memory cell. This enables the write operation to be conducted with low supply voltage, and at the same time lowering the operating voltage of the entire SRAM.
(2) Write replica circuit for low-power write operation:
Conventionally, during the entire time assigned to a write operation, all the write circuits are activated in order to attain good write performance. This new technique monitors the write performance using a replica circuit, and the write-circuit activating time is changed according to the write performance. This enables unnecessary power consumption to be reduced without performance degradation.
Hitachi and Renesas have fabricated prototype chips with 32-kbit SRAM module for cache memory and 512-kbit SRAM module for working memory, and evaluated its performance. Compared to the conventional SRAM modules, the supply voltage is 100-mV lowered and the SRAM modules can operate at 0.8-V supply voltage. The write replica circuit reduces its power consumption by 18%, and achieves the power performance, 0.76 µW/MHz bit.
The circuit technology developed is expected to contribute significantly to overcoming a scaling barrier to achieving low-power and low-voltage operation in embedded SRAM beyond the 90nm process node.
These results were presented at the IEEE International Solid-State Circuits Conference (ISSCC 2005), held in San Francisco, California, U.S.A., from 6th February 2005.
Related stories:
NEC Develops World's Fastest SRAM-Compatible MRAM With Operation Speed of 250MHz
NEC Corporation today announced that it has succeeded in developing a new SRAM-compatible MRAM that can operate at 250MHz, the world's fastest MRAM operation speed.
Remembering the future
As electronics designers cram more and more components onto each chip, current technologies for making random-access memory (RAM) are running out of room. European researchers have a strong position in a new technology known as resistive RAM (RRAM) that could soon be replacing flash RAM in USB drives and other portable gadgets.
Renesas, Matsushita Develop Technique for Stablizing Operation of 45nm On-Chip SRAM
Renesas Technology and Matsushita Electric Industrial today announced the development of a technique that achieves stable operation with 45nm process generation bulk CMOS for SRAM (Static Random Access Memory) that can be embedded in SoC (system-on-a-chip) devices and microprocessors (MPUs).
NEC Electronics Introduces Industry's First Ultra-Low-Power 55-nanometer Embedded DRAM Technology
NEC Electronics today announced the industry's first 55- nanometer CMOS-compatible embedded DRAM (eDRAM) technology, UX7LSeD.
Renesas Technology Releases SH-MobileJ3 Application Processor for Mid-Range Mobile Phone Models
Four-megapixel camera support plus on-chip MPEG-4 and JPEG processing hardware accelerators, allowing implementation of a wide variety of multimedia functions
Renesas Technology Corp. today announced the SH-MobileJ3 (product name: SH7326) featuring 4-megapixel camera support and on-chip image processing hardware accelerators as a new model in the SH-Mobile Series of mobile phone application processors, for use in mid-range mobile phone system models. Sample shipments will begin in Japan in May 2005.
Intel Builds Static RAM on 65nm Process – Set for Production in 2005
Intel is successfully demonstrating its next-generation 65-nanometer semiconductor process at the same time it is rolling out the industry's first high-volume 90nm production.
Intel expects to ramp its
65nm process in 2005 — once again being first in the industry to produce next-generation microprocessors.
Using this next-generation process, Intel has fabricated fully functional 4-megabit static RAMs (SRAMs) with ultra-small memory cells. Smaller cells mean that processors can have larger caches that improve performance. The
SRAM cells have a solid noise margin down to 0.7 volts, which indicates very robust circuit operation.
Renesas Technology Releases SH7206, First SuperH™ Microcomputer Incorporating New SH-2A CPU Core
Renesas Technology Corp. today announced the release of the SH7206, the first product incorporating the new SH-2A CPU core from the SuperH™ family of 32-bit RISC (reduced instruction set computer) microcomputers. The SH7206 incorporates large-capacity
RAM and cache memory and a variety of on-chip peripheral functions, such as multifunction timer units for motor control. It is suitable for applications including industrial equipment, such as AC servos and inverters, office equipment, such as video printers, and consumer
electronics products. Sample shipments will begin in September 2004 in Japan .
SST Announces Production of 64-Mbit MPF+ Flash Memory Devices
SST (Silicon Storage Technology, Inc., NASDAQ: SSTI), a leader in
flash memory technology, announced initial production and availability of its 64-Mbit Multi-Purpose Flash Plus (MPF+) product family. The 64-Mbit MPF+ SST39VF6401 and SST39VF6402 are the latest and largest densities within SST’s MPF+ family of products. Ideal for such applications as
mobile phones, set-top boxes,
PDAs and networking equipment, SST’s 64-Mbit MPF+ flash products offer several key features, including Boot-Block, Security ID, Erase Suspend and Resume, and Hardware Reset. The MPF+ product line, which has been shipping in lower densities since 4Q03, was developed using the company’s 0.18-micron, self-aligned SuperFlash technology and offers densities ranging from 16 Mbit to 64 Mbit.