Silicon Genesis Corporation (SiGen) announced today that it has developed the process modifications to manufacture direct silicon bonded substrates. Direct silicon bond (DSB) substrates are fabricated by bonding and electrically attaching a film of single-crystal silicon of differing crystal orientation onto a base substrate.
As opposed to Silicon-on-Insulator (SOI) substrates, DSB substrates exhibit bulk-like properties and thus are fully compatible with existing EDA and circuit design tools. The attractive cost-of ownership is expected to significantly increase the market opportunity for engineered substrates.
SiGen’s main process developments included modifications to the plasma-activated bond process to allow for a thin interfacial layer. In addition, SiGen focused on eliminating the interfacial layer to produce an electrically robust inter-layer connection.
Francois J. Henley, President and CEO of Silicon Genesis, said, “DSB device technology advantages were recently reported by IBM at the 2005 IEDM Conference. The paper generated substantial interest as an enhanced bulk-like substrate for next-generation nodes. We are excited to have built upon earlier work to develop a process to manufacture these substrates in a cost-effective manner. The key was preserving our high-yield plasma-activation bond process by developing a method to dissolve the interfacial layer through a proprietary post-process step. We are now starting to sample device manufacturers and will be reporting on this technology within the next few months. We believe that the bulk-like properties of DSB substrates combined with its substantial PMOS mobility improvements can generate substantially higher market demand than SOI technology.“
Source: Silicon Genesis
Related stories:
Multitasking nanotechnology
Confocal microscope image of a self-assembled monolayer of a polychlorotriphenyl methyl radical patterned on a quartz surface. This multifunctional molecule behaves as an electroactive switch with optical and magnetic response.
Engineers show nanotube circuits can be made en masse
Most innovations don't go far unless there is a way to turn them into products that are manufacturable on a mass scale. That's why new research on carbon nanotubes, presented June 19 by a group of Stanford electrical engineers, is likely to draw industry attention.
IMEC, AIXTRON set important step towards low-cost GaN power devices
IMEC, Europe's leading independent research center in the field of nanoelectronics, and AIXTRON, the world leader in metal-organic chemical-vapor deposition (MOCVD) equipment, have demonstrated the growth of high-quality and uniform AlGaN/GaN heterostructures on 200mm silicon wafers. This demonstration is a milestone towards fabricating low-cost GaN power devices for high-efficiency/high-power systems beyond the silicon limits.
Researchers Develop Revolutionary Technology for Nanoscale Assembly at Wafer Level
Researchers at the NSF Nanoscale Science and Engineering Center for High-rate Nanomanufacturing (CHN) at Northeastern University, with partners UMass Lowell and University of New Hampshire, have discovered an innovative technology that will have a tremendous impact on the nanotechnology industry.
Nano-designed transistors with disordered materials, but high performance
The Holy Grail for transistor designers has been the requirement to be able to get high performance at reduced costs over very large substrate areas. Transistors on cheap and flexible substrates like glass and plastics are currently unable to deliver such performance and therefore do not lend themselves to seamless monolithic integration of increased electronic functions on human interface devices (displays and sensors).
Nanoengineered barrier invented to protect plastic electronics from water degradation
A breakthrough barrier technology from Singapore A*STAR’s Institute of Materials Research and Engineering (IMRE) protects sensitive devices like organic light emitting diodes (OLEDs) and solar cells from moisture 1000 times more effectively than any other technology available in the market, opening up new opportunities for the up-and-coming plastic electronics sector.
Sandwich technique eases 3D optical chip fabrication
Complex three-dimensional (3D) integrated circuits involving both optical and electronic elements are now easier to make, thanks to a “wafer bonding” technique developed by a European research consortium. With the right commercial backing, the new technology will help Europe stay competitive in communications and sensor technology.
Organic Transistors: Researchers produce high performance field-effect transistors with thin films of Carbon 60
Using room-temperature processing, researchers at the Georgia Institute of Technology have fabricated high-performance field effect transistors with thin films of Carbon 60, also known as fullerene. The ability to produce devices with such performance with an organic semiconductor represents another milestone toward practical applications for large area, low-cost electronic circuits on flexible organic substrates.