Infineon Successfully Produced First 65nm Samples in Multiple Fabs

Infineon Technologies AG has produced first sample chips in its advanced 65nm low-power and high-performance CMOS platform technology. Infineon leveraged the results of the industry leading 65nm/45nm alliance composed of IBM, Chartered, Infineon, and Samsung (ICIS).

The wafer production was done in the frame of the manufacturing partnership with Chartered. As an early mover to the 65nm low-power version within the ICIS alliance Infineon demonstrates 65nm readiness to all advanced logic programs and offers turn key solutions to all customers facing power-sensitive applications. Infineon´s silicon-proven implementations of 65nm MCU-/DSP-cores, libraries, and RF as also analog/mixed-signal macros outperform the crucial performance-to-power ratio known in previous technology generations.

”The data available today emphasizes the multifold strengths of our alliance strategy resulting into a leading position towards time-to-market, figure-of-merits, and manufacturing flexibility by pooling significant R&D resources as also exploiting a huge amount of intellectual capital,” said Prof Dr Hermann Eul, Member of the Infineon Management Board and head of the Infineon Communication Solutions Business Group.

For example an ARM9 based subsystem, a major component of mobile phones, a wide spectrum of digital cell libraries as well as a broad variety of SRAM, ROM, RF and analog/mixed-signal functions were verified successfully. The functionality of the ARM9 CPU Core, a DSP as well as all other macro and library elements were proven with silicon from the ICIS alliance in East-Fishkill as well as from the target manufacturing partner Chartered. A first mobile communication product using the 65nm tech-nology has been taped out recently resulting into samples within the first quarter of 2006, the volume production is intended to start in the fourth quarter of 2006.

Infineon defines its cost-competitive Smart Technology Access by offering a turn key solution to its customers, including application-optimized technology flavors, a design system infrastructure open to include customer or 3rd party IP, silicon-proven RF, ana-log/mixed-signal, SRAM and ROM macros, application tuned libraries, design and sili-con prototype services up to volume production capability with its manufacturing part-ner Chartered.

“Infineon decided to pursue a fast migration into 65nm technology given the optimum trade-off between manufacturing cost triggered by mature 193nm lithography and de-sign-to-cost efficient material innovations in 65nm low-power technology on the one hand. On the other hand this technology reflects a very attractive performance-to-power ratio including best-fit RF parameters”, said Hermann Eul. “The 65nm technology will be the technology foundation for the coming years within the Infineon Communication products segment, pushing Infineon´s leading position in Baseband and RF CMOS single-chip-integration further ahead of competition and generating additionally volume proposition suitable for all kind of microcontroller and ASIC-based solutions as well.”

Source: Infineon

Related stories:

IBM, Chartered, Infineon And Samsung Announce Process And Design Readiness For Silicon Circuits On 45nm Low-Power Techno
IBM, Chartered Semiconductor Manufacturing, Infineon Technologies, and Samsung Electronics Co., Ltd. today announced first silicon-functional circuits and the availability of design kits based on their collaboration for 45nm low-power process technology.
Infineon says 65nm phone chip is available
Infineon Technologies said Friday its pioneering 65 nanometer chips were being released for use in wireless phones.
Samsung Joins IBM and Chartered on 90-Nanometer Common Design-Enablement Platform
IBM, Chartered Semiconductor Manufacturing and Samsung Electronics Co., Ltd, today announced that Samsung has licensed the 90-nanometer common design enablement technology utilized by IBM and Chartered. As a result of this license agreement, Samsung, IBM and Chartered can make available common foundry design kits and tests chips as well as work with design enablement parties to provide future third-party solutions, initially for the 90nm baseline and low-power CMOS logic processes.
Infineon Presents New Low-Power Circuit Techniques for 120-nm and 90-nm CMOS Technologies with Reduced Leakage
At the IEEE International Solid State Circuits Conference 2005 in San Francisco (February 6 - 10, 2005), Infineon Technologies AG (FSE/NYSE: IFX) presents novel circuit techniques for leakage current reduction in 120nm and 90nm CMOS technologies. Scientists and Infineon’s Communication business unit working in close collaboration with the Technical University of Munich have developed innovative circuit concepts to reduce leakage currents by up to three orders of magnitude. In a further research project, in cooperation with the Christian Albrechts University of Kiel, different circuit techniques were implemented, offering an optimized combination of high speed and low power consumption.

UMC's Embedded DRAM, URAM Proven in 65nm Customer Silicon
UMC, a leading global semiconductor foundry, today announced that it has produced functional 65nm customer products incorporating URAM, the company's patented embedded DRAM (eDRAM) technology.
Hitachi Shows Technical Feasibility Of Perpendicular Magnetic Recording At 610 Gbit/in2
Hitachi, Ltd. announced today that it has demonstrated the technical feasibility of magnetic recording at 610 Gbit/in2. This considerably exceeds the previously demonstrated capabilities of current perpendicular recording technology found in mass-production hard disk drive (HDD) products. These results hold the potential for a 2.5x increase in the storage capacities of current-generation HDDs.
Elpida Develops Top-Tier Power Efficient 2Gbps High-Speed DDR3 SDRAM
Elpida Memory, Inc., Japan's leading global supplier of Dynamic Random Access Memory (DRAM), announced today that it has developed a top-tier power efficient 1 Gigabit DDR3 SDRAM, which is capable of operating at an ultra-fast speed of 2 Gigabits per second (Gbps). By reducing power consumption to around the lowest possible level the new high-performance environmentally friendly DRAM marks an important milestone in Elpida's aggressive development of eco-products.
IMEC reports major progress in EUV
IMEC reports functional 0.186µm2 32nm SRAM cells made with FinFETs from which the contact layer was successfully printed using ASML’s full field extreme ultraviolet (EUV) Alpha Demo Tool (ADT). Applied Materials, using its most advanced deposition systems, was key to fabricating the ultra-small circuit structures. IMEC also completed the integration and site acceptance test of the EUV ADT in its 300mm clean room.

News discussion:

Technology news