Breaking the performance barrier of 22-nm CMOS technology

A major initiative has been launched in Europe with a top-ranked project called DUALLOGIC, Dual channel CMOS for (sub)-22 nm high performance logic.

Co-funded by the European Commission’s 7th Framework Program (FP7) in Information and Communication Technologies, DUALLOGIC is the flagship of CMOS R&D in FP7. Mobilizing key European semiconductor IC and equipment manufacturers, top technology development laboratories, research centers and universities, the DUALLOGIC project is an endeavor to shape future CMOS generations beyond today’s 22-nm technology by achieving breakthroughs in nano-electronic materials, equipment, processing and device integration on silicon.

The end of 2007 marked the birth of what Gordon Moore described as the “biggest change in transistor technology in 40 years,” namely the 45-nm CMOS generation. Now in production, this technology features a transistor gate with a metal/high-k dielectric combination instead of polySi/SiO2, which was long considered irreplaceable.

If the heart of the transistor—the gate dielectric—can be changed, any other part of the transistor can be changed eventually as well. The active channel may be the next component to be replaced in an effort to surpass the performance of the 22-nm node.

Charge carriers of germanium feature higher mobility, so replacing silicon in the channel with germanium could enhance transistor performance significantly. Unfortunately, after five years of intensive research, it has now been established that Ge is suitable only for pMOS. Therefore a complementary MOS technology made entirely of Ge is not yet feasible today. Conversely, other semiconductors such as III-V compounds (e.g. GaAs, InGaAs) are indeed suitable for nMOS, but appear to be unsuitable for pMOS. Contrary to what was believed only a few years ago, semiconductors composed of Ge and III-V compounds are not competitors; rather, these materials could complement each other on the same chip.

Based on these findings, the DUALLOGIC project will attempt to cointegrate Ge pMOS and III-V nMOS side-by-side on a complexly engineered substrate on silicon to demonstrate for the first time a dual-channel CMOS technology.

A European consortium of 9 members has been awarded an EC grant of 5.8 M€ for this project. All the necessary resources and expertise have been gathered for the 36-month collaboration to tackle such a challenging goal.

The main objective of the project is to demonstrate that a high-mobility, dual-channel, front-end-of-line (FEOL) CMOS technology is scalable and manufacturable. To achieve this, researchers will employ a Si-compatible process in a 65-nm/200-mm pilot line. Researchers expect that, by the end of 2009, the DUALLOGIC project will determine whether this approach is a viable option for CMOS beyond 22 nm. The results could stimulate further development into a wider sub-22-nm technology platform by integrating dual-channel FEOL with backend and device-architecture modules. Such results could provide a solid basis for a future, even more comprehensive R&D initiative in Europe.

Scientists at the Zurich Research Lab are leading the effort to investigate the optimal materials and material combinations for the transistor gate stacks. Their contributions will involve depositing a suitable high-k gate oxide, defining the best material composition for the metal gate, and depositing active channels using III-V semiconductors.

IBM researchers will investigate both the deposition of III-V for surface channel devices as well as the growth of heterostructures, in which the III-V channel is buried beneath other layers. “It is an enormous challenge to incorporate these new materials efficiently into existing device structures and manufacturing processes,” states Dr. Chiara Marchiori, researcher at IBM’s Zurich Lab. “As members of the DUALLOGIC project, we will endeavor to meet this challenge collaboratively.”

Source: IBM

Related stories:

Food inspection technology could kill waiter jokes
New inspection X-ray technology developed by European researchers is helping to ensure that the only thing in people’s dinners is the food itself.
Fujitsu Develops Low-power CMOS Technology For 32nm Generation
Fujitsu today announced the development of low-power CMOS technology for 32nm-generation logic LSIs, which makes it possible to minimize the number of necessary manufacturing processes for LSIs, and without the need to utilize additional new materials.
Sony develops new back-illuminated CMOS image sensor
Sony Corporation today announced the development of a back-illuminated CMOS image sensor (pixel size: 1.75µm square pixels, five effective mega pixels, 60 frames/s) with significantly enhanced imaging characteristics, including nearly twofold sensitivity and low noise. This improved performance has been achieved by illuminating the backside of the silicon substrate, in contrast to conventional CMOS image sensors based on front-illumination technology.
IMEC, AIXTRON set important step towards low-cost GaN power devices
IMEC, Europe's leading independent research center in the field of nanoelectronics, and AIXTRON, the world leader in metal-organic chemical-vapor deposition (MOCVD) equipment, have demonstrated the growth of high-quality and uniform AlGaN/GaN heterostructures on 200mm silicon wafers. This demonstration is a milestone towards fabricating low-cost GaN power devices for high-efficiency/high-power systems beyond the silicon limits.
How to make microwaves on a chip to replace X-rays for medical imaging and security
Is microwave radiation the nondestructive imaging technology of the future? Microwaves with frequencies from a few hundred gigahertz (GHz) up to slightly over 1 terahertz (THz), penetrate just a short distance into surfaces without the ionizing damage caused by X-rays. The technology could be used to detect skin cancer or image dental flaws beneath the enamel. It could also be a valuable tool for airport security, to detect objects hidden under clothing.
Nano-designed transistors with disordered materials, but high performance
The Holy Grail for transistor designers has been the requirement to be able to get high performance at reduced costs over very large substrate areas. Transistors on cheap and flexible substrates like glass and plastics are currently unable to deliver such performance and therefore do not lend themselves to seamless monolithic integration of increased electronic functions on human interface devices (displays and sensors).
Sony Rolls Out World's Smallest Full HD Camcorder
The new pocket-sized Sony HDR-TG1 Handycam camcorder's weighty high-definition capability will appeal to vacationers who prefer to "travel light." This diminutive camcorder weighs in at only ten ounces. It has an ultra-portable body measuring just 1.3-inches wide by 4.7-inches tall by 2.5-inches deep.
Intel Introduces New Atom Processors for Mobile Internet Devices
Intel Corporation today introduced five new Intel Atom processors and Intel Centrino Atom processor technology for Mobile Internet Devices (MIDs) and embedded computing solutions.

News discussion:

Technology news