Elpida Memory announced recently that it has successfully developed defect repair technology that leads to dramatic improvement of data retention, and has also identified the physical phenomena that dominate DRAM retention characteristics by applying a technique known as electrically detected magnetic resonance (EDMR) for the first time. This research and development was done in conjunction with NEC Corporation's System Devices Research Laboratories, and the University of Tsukuba.
As DRAM speed increases for servers, high-end laptops and desktop PCs, the temperature of the chip tends to rise during operation. Therefore, it becomes more difficult to maintain sufficient data retention time. It is therefore essential that memory manufacturers develop a DRAM that can deliver excellent data retention characteristics while operating at high temperatures and high speeds in the realm of 667 or 800 MHz.
A DRAM cell consists of one transistor and one capacitor; the electrical charges stored in the capacitor represent memory information. The charge stored by a capacitor decreases gradually through the junction leakage current. A periodic re-write operation called a refresh is therefore necessary for DRAM operation. It is essential to identify the physical phenomena that dominate the junction leakage current.
Elpida has considered vacancy-type defects to be dominant sources of junction leakage current, and so Elpida has focused its research on these defects. Based on this research, Elpida has developed a new technology that can repair these defects. The key to this technology is intentionally supplied interstitial silicon which repairs vacancy-type defects generated during the fabrication process. By using this technology, Elpida has not only dramatically improved the data retention time in actual products, but has also verified that the data retention time strongly depends on the amount of vacancy-type defects that remain. This fact was verified for the first time using a highly sensitive physical analysis technique known as electrically detected magnetic resonance (EDMR).
Elpida has already started applying this defect repair technology to all of its products, which has resulted in significantly higher production yields. The company also plans to apply the new technology to all products developed in the future.
The microscopic-level information obtained through the use of an advanced analysis techniques is the result of fundamental research that will lead to higher DRAM cell performance. Elpida expects that the defect repair technology developed on the back of this research will form the backbone of ultra-high-speed DRAM devices in the future.
Elpida, NEC Corporation and the University of Tsukuba presented these achievements at the 2006 IEEE International Reliability Physics Symposium (IRPS) held in San Jose, U.S.A.
Source: Elpida Memory
Related stories:
Elpida Develops a 65nm-Process 1-Gigabit DDR2 SDRAM, World's Smallest Chip
Elpida Memory, Japan's leading global supplier of Dynamic Random Access Memory (DRAM), announced today that it has completed development of a 1-Gigabit DDR2 SDRAM based on new 65nm process technology. The 65nm process allows Elpida to create the world's smallest chip products.
Elpida Introduces the World's Fastest DRAM Based on the Rambus XDR Memory Architecture
Elpida Memory, Japan's leading global supplier of Dynamic Random Access Memory (DRAM) and Rambus Inc., one of the world's premier technology licensing companies specializing in high-speed chip architectures, today introduced the industry's fastest DRAM, the 512 Megabit (Mb), 4.8GHz XDR DRAM, based on Rambus' XDR memory architecture.
Hynix joins IMEC's (sub-)32nm CMOS research platform
Hynix Semiconductor has entered into a strategic partnership with IMEC, Europe’s leading independent nanoelectronics research center, to perform research and development for the (sub)-32nm memory process generations.
Korean DRAM finds itself shut out of Japan
Japan may claim that the countervailing duty it slaps against Korean DRAM chip maker Hynix from today is just a protest against unfair trade practices and to curb dumping, but there's a widespread belief that the country has an ulterior motive behind this move.
Elpida Memory Ships Samples of 2 Gigabit DDR2 SDRAM using 80 nm Process Technology
Elpida Memory, Japan's leading global supplier of Dynamic Random Access Memory (DRAM), today announced the shipment of 80 nm-based 2 Gigabit DDR2 SDRAM samples. These samples are among the first 80 nm-based devices in the world to be shipped for customer evaluation, and the devices are expected to be used first in high-density memory modules for high performance servers.
A 20-year old mystery mechanism influencing DRAM cell retention time fluctuation clarified
Hitachi, Ltd., in cooperation with Elpida Memory announced today that they have identified that the leakage current fluctuation of the p-n junction*1) is the primary factor influencing the charge retention time fluctuation of
DRAM cells. As DRAM power consumption is strongly influenced by the retention time, clarifying the mechanism involved is expected to contribute to opening the way for new low power DRAM technology.
Elpida Memory's 512 Megabit Mobile RAM Device Fits in Smaller Package for 3G Phones
90 nm Process Technology Enables Smaller Die Size, Easier Implementation in Multi-Chip-Package and System-in-Package Designs
Elpida Memory, Inc., Japan's leading global supplier of Dynamic Random Access Memory (DRAM), today announced that it has started shipping samples of small form-factor, 512 Megabit Mobile RAM devices for high-performance, 3G cellular applications. By utilizing 90 nm process technology, Elpida can now offer customers 512 Megabit Mobile RAM devices with a smaller and square die for easier implementation into Multi-Chip Package (MCP) and System-in-Package (SiP) designs which require 11 x 11 mm packages or smaller to save valuable board space.
0.4-V DRAM array technology using twin cells for next generation mobile devices
Enabling the longer retention time and fast read/write operation under low voltage condition
Hitachi, Ltd. in cooperation with Elpida Memory, Inc., have proposed a new
DRAM (*1) circuit design enabling 0.4-V operation. The proposed array employs a twin cell scheme, which uses two conventional DRAM cells to store 1-bit information, and achieves a longer retention time and fast read/write operation under low voltage condition. This technology will be fundamental for designing DRAM, with its large memory capacity, as the low power memory device in next generation mobile information devices.