IMEC realized a 5GHz and 15GHz low-power voltage controlled oscillator (VCO) by post-processing high-quality (Q) inductors on top of 90nm RF CMOS devices using a thin-film wafer-level packaging (WLP) technology. These results prove that IMEC’s WLP technology is a promising solution for the integration of low-power high-performance RF and microwave systems.
As transistor dimensions scale down and CMOS and SiGe are increasingly replacing GaAs for microwave and mm-wave applications, circuit performance becomes increasingly determined by the on-chip passive component quality. However, in the attempt to pace up with this evolution, thinner on-chip metals and dielectrics have a troubling effect on the Q factor of on-chip passives. A cost-effective and attractive solution is to realize inductors using thin-film WLP techniques.
IMEC’s thin-film technology uses alternating layers of BCB (benzo-cyclobutene dielectric) and thick electroplated Cu layers deposited on top of the passivation. The post-processing is compatible with both Cu and Al back-end. The technology is cost-effective and consumes no additional Si real estate. Measurements performed on MOS transistors and back-end interconnects show no important performance shifts after post-processing. The WLP inductors have increased performance and resonance frequency as compared to back-end versions enabling the design of high-performance low-power circuits such as VCOs.
IMEC applied this technology to realize a 5GHz and 15GHz low-power VCO in 90nm CMOS. The 5GHz and 15GHz VCOs use respectively a 3nH and a 0.6nH WLP inductor without ground shielding resulting in a differential Q factor of respectively 40 and 55. The Q factor can even be increased by applying a polysilicon ground shield. The 5GHz and 15GHz VCOs show a low core power consumption of respectively 0.33mW and 2.76mW, a phase-noise of –115 and –105dBc/Hz (at 1MHz offset) and a tuning range of 148MHz and 469MHz. For comparison, a 6.3GHz 90nm VCO using a back-end inductor with patterned ground shield has a core power consumption of 5.9mW with a phase noise of -118dBc/Hz at 1MHz.
The thin-film technology can be applied both on active wafers (WLP) as on an intermediate glass or high-resistivity Si substrate (thin-film system-in-a-package (SiP) or MCM-D). These results prove that thin-film technology allows integrating high-Q passives in miniaturized system-on-chip (SoC) and SiP for wireless telecommunication applications covering the 1 to 5GHz mobile-phone standards up to 77GHz automotive radar.
Related stories:
Infineon Ships Industry's First CMOS RF Switches with GaAs Performance
Today Infineon Technologies announced it is shipping in volume the world’s first RF switches that are manufactured in a CMOS-based process on silicon wafers and offer the equivalent performance of RF switches manufactured in Gallium Arsenide (GaAs) process technology - a technology break-through that has never before been achieved. So far, CMOS-based RF switches had to be manufactured on dedicated, much more expensive sapphire wafers to reach the performance of GaAs switches.
Casio and Renesas Technology to Collaborate on Semiconductor Device Packaging Technology
Casio Computer Co., Ltd. and Renesas Technology Corp. have agreed to an arrangement whereby Casio will license its wafer level package (WLP) semiconductor device packaging technology to Renesas Technology.
The agreement marks the first time Casio has made its WLP technology available to another Japanese semiconductor device manufacturer.
Samsung Electronics Develops Wafer Level Package for Higher Chip Performance
Samsung Electronics Co., Ltd., the world leader in advanced semiconductor memory technology, recently announced the industry's first wafer level package (WLP) for high-performance 512Megabit (Mb) DDR2 SDRAMs. WLP, unlike conventional package technology, builds the package layer directly on the wafer by incorporating fabrication process. This new approach enhances the electrical properties and reduces the physical space making WLP an optimal package solution for mobile environments and high-density memory modules.
Samsung Electronics Develops Wafer Level Package for High-Performance SDRAM
Samsung Electronics Co., Ltd., the world leader in advanced semiconductor memory technology, announced the industry’s first wafer level package (WLP) for high-performance 512Megabit (Mb) DDR2 SDRAMs. WLP, unlike conventional package technology, builds the package layer directly on the wafer by incorporating fabrication process. This new approach enhances the electrical properties and reduces the physical space making WLP an optimal package solution for mobile environments and high-density memory modules.
FAA outage reveals odd computing practices
(AP) -- When a computer glitch at a Federal Aviation Administration center caused widespread airline delays this week, it served as a reminder that the U.S. flight system is waiting for a modernizing overhaul. But it also appears the FAA's management of its existing technologies falls short of standards in other vital sectors.
World first: Lasers used in keyhole surgery for brain cancer
In a ground-breaking advance, French neurosurgeons on Friday said they had successfully treated brain tumours through ultra-keyhole surgery, using a tiny fibre-optic laser to destroy cancerous cells.
Reckless Spending, Not Illness or Job Loss, Causes Most Bankruptcy
(PhysOrg.com) -- Simple overspending has driven most personal bankruptcies in recent years, a change from previous decades when illness and unemployment were major factors, concludes a new study from the University of California, Davis, Graduate School of Management.
Scientists create DNA tubes with programmable sizes for nanoscale manufacturing
Scientists at the California Institute of Technology (Caltech) have developed a simple process for mass producing molecular tubes of identical--and precisely programmable--circumferences. The technological feat may allow the use of the molecular tubes in a number of nanotechnology applications.