Hybrid nano-CMOS chips could be far denser, but cooler

Moreover, such chips could be built using the same sized transistors as those used in today’s FPGA design, meaning they could be built in current fabrication facilities with only minor modifications.

FPGAs are integrated circuits with programmable logic components and interconnects that can be adapted by end-users for specific applications. They are used in a wide range of industries, including communications, automotive and consumer electronics.

The technology calls for a nanoscale crossbar switch structure to be layered on top of conventional CMOS (complementary metal oxide silicon), using an architecture HP Labs researchers have named “field programmable nanowire interconnect (FPNI)” – a variation on the well-established FPGA technology.

The research, by Greg Snider and Stan Williams of HP Labs, is a featured paper in the Jan. 24 issue of Nanotechnology, a publication of the British Institute of Physics (“Nano/CMOS Architectures Using Field-Programmable Nanowire Interconnect”). The research was conducted using classic modeling and simulation techniques, but Williams said HP is working on producing an actual chip using the approach, and could have a laboratory prototype completed within the year.

“As conventional chip electronics continue to shrink, Moore’s Law is on a collision course with the laws of physics,” said Williams, an HP Senior Fellow and director, Quantum Science Research, HP Labs. “Excessive heating and defective device operation arise at the nanoscale. What we’ve been able to do is combine conventional CMOS technology with nanoscale switching devices in a hybrid circuit to increase effective transistor density, reduce power dissipation, and dramatically improve tolerance to defective devices.”

The work uses a conceptual breakthrough for connecting a crossbar to CMOS by Dmitri Strukov and Konstantin Likharev of Stony Brook University in New York. The HP approach relies on extensive experience in fabricating crossbars and makes a number of changes designed to improve the manufacturability of the circuits.

In the FPNI approach, all logic operations are performed in the CMOS, whereas most of the signal routing in the circuit is handled by a crossbar that sits above the transistor layer. Since conventional FPGAs use 80 to 90 percent of their CMOS for signal routing, the FPNI circuit is much more efficient; the density of transistors actually used for performing logic is much higher and the amount of electrical power required for signal routing is decreased.

The researchers presented a “conservative” chip model using 15-nanometer-wide crossbar wires combined with 45-nm half-pitch CMOS, which they said they believe could be technologically viable by 2010. That would be equivalent to leaping ahead three generations on the International Technology Roadmap for Silicon without having to shrink the transistors, they said.

“The expense of fabricating chips is increasing dramatically with the demands of increasing manufacturing tolerances,” said Snider, senior architect, Quantum Science Research, HP Labs. “We believe this approach could increase the usable device density of FPGAs by a factor of eight, using tolerances that are no greater than those required of today’s devices.”

Snider and Williams also used a model based on 4.5-nm-wide crossbar wires, which they said could be ready by 2020. The 4.5-nm crossbar architecture combined with 45-nm CMOS would yield a hybrid FPGA about 4 percent the size of a 45-nm CMOS-only FPGA. In this case, the clock speed will likely decrease, but so will energy per computation. The opportunity is in the parallelism offered by FPGAs – with lots of parallelism to exploit, this architecture requires much less energy to operate.

Because of the tiny sizes of the nanowires and switches in the crossbars, the researchers said they expected defect rates to be relatively high. However, with the crossbar interconnect it is possible to route around defects, the researchers said. Their simulations showed that an FPNI chip with 20 percent of the nanowires broken in random locations still had an effective production yield of 75 percent and did not present significant performance compromises, which should make it economically feasible to produce.

Source: Hewlett-Packard

Engineers announce breakthrough in nanoscale semiconductor spin wave research
Engineers at the UCLA Henry Samueli School of Engineering and Applied Science are announcing a critical new breakthrough in semiconductor spin-wave research.
UCLA Engineering adjunct professor Mary Mehrnoosh Eshaghian-Wilner, researcher Alexander Khitun and professor Kang Wang have created three novel nanoscale computational architectures using a technology they pioneered called "spin-wave buses" as the mechanism for interconnection. The three nanoscale architectures are not only power efficient, but also possess a high degree of interconnectivity.
Food inspection technology could kill waiter jokes
New inspection X-ray technology developed by European researchers is helping to ensure that the only thing in people’s dinners is the food itself.
Fujitsu Develops Low-power CMOS Technology For 32nm Generation
Fujitsu today announced the development of low-power CMOS technology for 32nm-generation logic LSIs, which makes it possible to minimize the number of necessary manufacturing processes for LSIs, and without the need to utilize additional new materials.
Sony develops new back-illuminated CMOS image sensor
Sony Corporation today announced the development of a back-illuminated CMOS image sensor (pixel size: 1.75µm square pixels, five effective mega pixels, 60 frames/s) with significantly enhanced imaging characteristics, including nearly twofold sensitivity and low noise. This improved performance has been achieved by illuminating the backside of the silicon substrate, in contrast to conventional CMOS image sensors based on front-illumination technology.
IMEC, AIXTRON set important step towards low-cost GaN power devices
IMEC, Europe's leading independent research center in the field of nanoelectronics, and AIXTRON, the world leader in metal-organic chemical-vapor deposition (MOCVD) equipment, have demonstrated the growth of high-quality and uniform AlGaN/GaN heterostructures on 200mm silicon wafers. This demonstration is a milestone towards fabricating low-cost GaN power devices for high-efficiency/high-power systems beyond the silicon limits.
Magnetic Sensor That Brooks No Interference
Sensors accurately register the slightest temperature fluctuations, the tiniest changes to a magnetic field, or barely perceptible air currents. In some cases, however, there are limits to their accuracy – for instance when a sensor is supposed to register a small fluctuation to a magnetic field in a place where a strong magnetic field already exists.
How to make microwaves on a chip to replace X-rays for medical imaging and security
Is microwave radiation the nondestructive imaging technology of the future? Microwaves with frequencies from a few hundred gigahertz (GHz) up to slightly over 1 terahertz (THz), penetrate just a short distance into surfaces without the ionizing damage caused by X-rays. The technology could be used to detect skin cancer or image dental flaws beneath the enamel. It could also be a valuable tool for airport security, to detect objects hidden under clothing.
Nano-designed transistors with disordered materials, but high performance
The Holy Grail for transistor designers has been the requirement to be able to get high performance at reduced costs over very large substrate areas. Transistors on cheap and flexible substrates like glass and plastics are currently unable to deliver such performance and therefore do not lend themselves to seamless monolithic integration of increased electronic functions on human interface devices (displays and sensors).

Hybrid nano-CMOS chips could be far denser, but cooler

Related stories:

News discussion: