New Library Views Support Next-Generation Low Power Devices
Artisan Components and
Cadence Design Systems, Inc. today announced their collaboration to provide library views that enable designers to more effectively
optimize low-power chip designs. The companies have partnered to create and qualify Artisan library views based on the Cadence® effective current source model (ECSM) format. These views provide customers with accurate delay prediction across a wide range of voltage levels and operating conditions using the Cadence Encounter™ digital IC design platform.
To meet the increased challenges of lower-power designs, customers are adopting methodologies that vary the supply voltage to enable a more effective trade-off between performance and power. These methods require additional timing views to predict chip performance at different voltage levels. The different voltage levels may be intentional variations for power savings or the result of IR drop and ground bounce. ECSM is a revolutionary new modeling format that enables designers to accurately predict timing under any combination of voltage conditions.
"We were able to model IR drop impact on delay using the Cadence Encounter delay calculator with Artisan's ECSM (lib_ecsm) library views for extended voltage range on our recent 130-nanometer production design," said Li-Siang Lee, Physical Design Manager, Cortina Design Systems. "This allows us to model, prior to tape-out, effects that previously were observed only in silicon."
To achieve and verify the necessary accuracy levels for the ECSM (lib_ecsm) delay models at different voltage levels, Artisan and Cadence performed qualifications using Artisan's SAGE-X™ standard cell library and measured delays against SPICE while varying voltage, slew and load. The average difference in measured delays between SPICE and ECSM was 0.5%.
"Artisan realizes that a single company cannot address today's power consumption challenges alone and it takes collaboration among leading companies to help customers achieve faster time to market with first-pass silicon," said Neal Carney, vice president of marketing at Artisan. "Our collaboration with Cadence allows us to provide library views that enable balancing power reduction techniques with high-performance design specifications to meet customers' nanometer requirements."
"With the growth of today's semiconductor industry being driven primarily by the wireless and digital consumer markets, the impact of power consumption in these devices is a significant issue for designers," said Jan Willis, senior vice president of industry marketing at Cadence. "Our collaboration with Artisan provides critical low power design chain capabilities to uniquely address the challenges of next-generation semiconductor technology."
Availability
ECSM models (lib_ecsm) that support extended voltage range for Artisan's SAGE-X, SAGE-HS and Metro standard cell libraries at 130nm and 90nm processes are available upon request.
Related stories:
World's Largest Quantum Bell Test Spans Three Swiss Towns
In an attempt to rule out any kind of communication between entangled particles, physicists from the University of Geneva have sent two entangled photons traveling to different towns located 18 km apart – the longest distance for this type of quantum measurement. The distance enabled the physicists to completely finish performing their quantum measurements at each detector before any information could have time to travel between the two towns.
Scientists discover exotic quantum state of matter
A team of scientists from Princeton University has found that one of the most intriguing phenomena in condensed-matter physics -- known as the quantum Hall effect -- can occur in nature in a way that no one has ever before seen.
A 'Spin-Voltaic' Effect May Enable Silicon Spintronics
Can conventional semiconductors learn new tricks? Igor Zutic is betting that they can. Zutic, a University at Buffalo theoretical physicist and the recipient of a prestigious National Science Foundation CAREER Award, is finding ways to introduce spintronic properties and a phenomenon called spin injection into silicon.
Science's Breakthrough of the Year: Watching evolution in action
Evolution has been the foundation and guiding theory of biology since Darwin gave the theory its proper scientific debut in 1859. But Darwin probably never dreamed that researchers in 2005 would still be uncovering new details about the nuts and bolts of his theory -- how does evolution actually work in the world of influenza genes and chimpanzee genes and stickleback fish armor? Studies that follow evolution in action claim top honors as the Breakthrough of the Year, named by
Science and its publisher AAAS, the nonprofit science society.
ARM Artisan Low Power IP Offered By IBM, Chartered To Support 65-nm Common Platform
ARM today announced a collaboration with IBM and Chartered Semiconductor Manufacturing that makes available the ARM Artisan Metro low-power platform for the IBM-Chartered 65-nanometer low-power common process platform. The 65nm agreement leverages the companies’ collaborative development efforts for the IBM-Chartered 90nm common platform and validates their continued commitment to be at the forefront of providing leading-edge design and manufacturing solutions.
Cadence and Faraday Announce Library Collaboration for Nanometer Design
Cadence Design Systems, Inc. and Faraday Technology Corporation today announced that Faraday has joined the OpenChoice intellectual property (IP) program to co-develop with Cadence an extensive list of library views. The libraries are being designed to facilitate digital implementation and signal integrity (SI) under UMC's 130-nanometer Fusion process.
Airgo Networks Manages Power for Complex Wireless SoC Design with Sequence's PowerTheater
RTL and Gate Analysis Used to Accelerate Market Introduction of Innovative Wi-Fi Application
Airgo Networks, a developer of innovative
wireless technology and products, "taped-out" using Sequence Design's PowerTheater to automate power analysis for its revolutionary 802.11g
chips.
"PowerTheater predicted power usage within 10% of silicon for our AGN100BB chip. We achieved this level of accuracy by leveraging PowerTheater's innovative RTL and gate-level analysis capabilities," said Derrick Lin, senior director of ASIC engineering at Airgo Networks.
TI REDEFINES MOBILE APPLICATION DESIGN WITH THREE NEW LOW-POWER DSPs AND NEW LOW-POWER DESIGN TOOLS
New TMS320C5509A, C5507 and C5503 DSPs deliver integrated USB and 114x lower standby power than competitors for portable applications
HOUSTON (June 28, 2004) — Continuing to help designers maximize battery life and reduce costs in portable applications, Texas Instruments Incorporated (TI) announced today the availability of three new low-power digital signal processors (DSP) and new eXpressDSP™ power design tools that together enable developers to optimize power consumption to previously unattainable levels. Where other vendors can only show typical power consumption of core and memory, TI is the first company to 'tell the rest of the power story' with design tools that show detailed and modular power information of a DSP chip core, memory and peripherals and a methodology for measuring power running under real-world conditions. The combination of the industry's lowest power DSPs and the essential tools to optimize power consumption and maximize battery life gives TI's customers the competitive edge they need when creating best-of-class portable, multimedia products.