Research Leads to Self-Improving Chips with Speed 'Warping'

A new, patent-pending technology developed over the last five years by UCR’s Frank Vahid, Professor of Computer Science and Engineering, called "Warp processing" gives a computer chip the ability to improve its performance over time.

The benefits of Warp processing are just being discovered by the computing industry. A range of companies including IBM, Intel and Motorola’s Freescale have already pursued licenses for the technology through UCR’s funding source, the Semiconductor Research Corporation.

Here’s how Warp processing works: When a program first runs on a microprocessor chip (such as a Pentium), the chip monitors the program to detect its most frequently-executed parts. The microprocessor then automatically tries to move those parts to a special kind of chip called a field-programmable gate array, or FPGA. “An FPGA can execute some (but not all) programs much faster than a microprocessor – 10 times, 100 times, even 1,000 times faster,” explains Vahid.

“If the microprocessor finds that the FPGA is faster for the program part, it automatically moves that part to the FPGA, causing the program execution to ‘warp.’” By performing optimizations at runtime, Warp processors also eliminate tool flow restrictions, as well as the extra designer effort associated with traditional compile-time optimizations.

FPGAs can benefit a wide range of applications, including video and audio processing; encryption and decryption; encoding; compression and decompression; bioinformatics – anything that is compute-intensive and operates on large streams of data. Consumers who want to enhance their photos using Photoshop or edit videos on their desktop computers will find that Warp processing speeds up their systems, while gamers will immediately notice the difference in better graphics and performance. Additionally, embedded systems such as medical instrument or airport security scanners can perform real-time recognition using Warp-enhanced FPGAs.

“Thread Warping: A Framework for Dynamic Synthesis of Thread Accelerators” was named one of the top five papers at the 2007 International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS) conference in Austria, and was published among the conference proceedings. “Warp Processing and Just-in-Time FPGA Compilation,” the Ph.D. dissertation of Vahid’s student Roman Lysecky, was named “Dissertation of the Year” by the European Design and Automation Association in 2006.

“When large supercomputers were shrunk down into smaller devices, we didn’t know what they'd be used for,” says Vahid. “And over the years, we’ve seen the emergence of cell phones, MP3 players, smart cars, and intelligent pacemakers – technology that was hard to imagine 20 years ago. FPGAs, coupled with Warp Processing, makes the speedup potential of FPGAs accessible to every computer, whether in a PC, cell phone, or elsewhere. This makes the potential for the future development of brand-new applications – applications that we can’t conceive of now – very exciting.”

Source: University of California, Riverside

Designing bug perception into robots
Insects have provided the inspiration for a team of European researchers seeking to improve the functionality of robots and robotic tools.

Researchers Create Self-Healing Computer Systems for Spacecraft
We've all heard about the space missions that are DOA when NASA engineers lose touch with the spacecraft or lander. In other cases, some critical system fails and the mission is compromised.
NASA's James Webb Space Telescope gets 'SpaceWired'
NASA's James Webb Space Telescope will use a new advanced technology network interface called "SpaceWire" that enables the components on the telescope to work more efficiently and more reliably with each other.
IMEC demonstrates multimedia decoding on reconfigurable processor with record power efficiency
IMEC developed a reconfigurable processor for video decoding achieving power efficiencies 6 to 12 times higher than state-of-the-art C-programmed processors. The processor was derived from IMEC’s C-programmable ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) using its corresponding compiler. It proves that ADRES and its compiler are very well suited for time efficient integration in future low-power portable wireless multimedia devices.
Space-based supercomputer in design at Los Alamos
Los Alamos National Laboratory today announced funding of a new space payload which dramatically increases on-orbit computational capabilities.
Biology inspires perceptive machines
Teaching a machine to sense its environment is one of the most intractable problems of computer science, but one European project is looking to nature for help in cracking the conundrum. It combined streams of sensory data to produce an adaptive, composite impression of surroundings in near real-time.

Fibre optics to conquer undersea exploration
Undersea exploration and monitoring of natural resources is set to be revolutionised by acoustic sensing technology using fibre optics developed at ANU. The technology is 100 times more sensitive than current techniques and the optical fibre sensors can be deployed up to 100 kilometres away from the central recording station without significant degradation of signal quality.
Philips and Xilinx deliver world's first low-cost programmable PCI Express solution
Royal Philips Electronics and Xilinx, Inc. today demonstrated the world’s first programmable PCI Express endpoint silicon solution offered at 1/10th the cost than traditional solutions. Leveraging expertise in third-generation PCI semiconductor technology, the Philips-Xilinx programmable PCI Express solution costs less than $15.00 USD (in high volumes).

Research Leads to Self-Improving Chips with Speed 'Warping'

Related stories:

News discussion: